Semiconductor memory device having an SRAM as a cache memory int

Details Semiconductor memory device having an SRAM as a cache memory int Semiconductor memory device having an SRAM as a cache memory int

1994-08-01

1996-04-16

Elmore, Reba I.

G06F 1208

Patent

active

055091326

ABSTRACT:
A cache DRAM (100) includes a DRAM memory array (11) accessed by a row address signal and a column address signal, an SRAM memory array (21) accessed by the column address signal, and an ECC circuit (30). The DRAM memory array (11) is divided into a plurality of blocks (B1 to B64), each including a plurality of columns. The SRAM memory array (21) includes 4 ways (W1 to W4). In determining a cache hit/cache miss, a column address signal is inputted. Consequently, the SRAM memory array (21) is accessed and data are read from each of the ways. When a cache hit occurs, one way is selected in response to an externally applied way address signal, and data from that way are outputted. When a cache miss occurs, the column address signal is latched and the row address signal is applied. The DRAM array (11) is accessed in accordance with the row address signal and the latched column address signal.

REFERENCES:
patent: 3969706 (1976-07-01), Proebsting et al.
patent: 4050061 (1977-09-01), Kitagawa
patent: 4382278 (1983-05-01), Appelt
patent: 4498155 (1985-02-01), Mohan
patent: 4562555 (1985-12-01), Oochi et al.
patent: 4577293 (1986-03-01), Matick et al.
patent: 4649516 (1987-03-01), Chung et al.
patent: 4725945 (1988-02-01), Kronstadt et al.
patent: 4803621 (1989-02-01), Kelly
patent: 4884270 (1989-11-01), Chiu et al.
patent: 4888773 (1989-12-01), Arlington et al.
patent: 4905188 (1990-02-01), Chuang et al.
patent: 4912630 (1990-03-01), Cochcroft, Jr.
patent: 4933837 (1990-06-01), Freidin
patent: 4953079 (1990-08-01), Ward et al.
patent: 4958322 (1990-09-01), Kosugi et al.
patent: 4985829 (1991-01-01), Thatte et al.
patent: 5025421 (1991-06-01), Cho
patent: 5091846 (1992-02-01), Sachs et al.
patent: 5111386 (1992-05-01), Fujishima et al.
patent: 5148536 (1992-09-01), Witek et al.
patent: 5163142 (1992-11-01), Mageau
patent: 5210843 (1993-05-01), Ayers
Asakura, et al. "An Experimental 1-Mbit Cache DRAM with ECC", IEEE Journal of Solid-State Circuits, vol. 25, No. 1, Feb. 1990.

Affiliated with

Also associated with

Rating

Semiconductor memory device having an SRAM as a cache memory int does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device having an SRAM as a cache memory int, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device having an SRAM as a cache memory int will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-332269