Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Reexamination Certificate
2002-04-08
2004-08-31
Pham, Long (Department: 2814)
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Grooved and refilled with deposited dielectric material
C438S433000, C438S445000, C438S447000
Reexamination Certificate
active
06784076
ABSTRACT:
FIELD OF THE INVENTION
An embodiment relates to semiconductor processing. One embodiment in particular relates to a process for making a silicon-on-insulator ledge structure that includes a partially isolated active area in a semiconductive substrate.
BACKGROUND
Semiconductor processing is an intensive activity during which several processes are integrated to achieve a working device. Miniaturization is the process of crowding more semiconductive devices onto a smaller substrate area in order to achieve better device speed, lower energy usage, and better device portability, among others. New processing methods must often be developed to enable miniaturization to be realized. Preferably, the processing methods needed to fabricate such devices are developed in a manner that existing processing equipment can be used.
The pressure to continue the miniaturization process also leads to new semiconductor device structures. As individual active devices become smaller and are fabricated closer together, leakage and second order effects become more significant. In the field of metal oxide semiconductor field-effect transistors (MOSFET), device leakage and miniaturization appear to be antagonistic challenges. Often, oxidation is carried out for the purpose of isolation, but oxidation often imparts stresses in the workpieces that lead to device failure. Deposition processes, although necessary, are time-consuming and costly. Further, deposition processes require masking and careful application. Further, deposition processes are preferentially applied when an integrated process can take advantage of a given deposition simultaneously in unrelated areas of a device.
SUMMARY
The above mentioned problems and challenges are overcome by embodiments of this invention. One embodiment is directed to a process of forming a partially isolated structure of sufficient size to permit the fabrication of an active device thereon. The process includes forming an etch-selective region in the semiconductive workpiece that restricts the effects of an isotropic etch. The etch-selective region is created by implantation that causes the semiconductive material to become amorphous.
Protective material, such as a polysilicon layer and a nitride layer, is deposited over a pad oxide layer to protect the pad oxide layer. An active area is defined by patterning a mask. The protective material, the pad oxide layer, and finally the substrate are etched to form a trench around the active area. A protective film that is typically nitride material, is formed upon exposed silicon. The substrate is etched to deepen the trench around what will become the active area to a level below the protective layer. The etch-selective implantation region is either then formed or exposed by the previous etch. An isotropic etch follows that acts to substantially insulate the active area by its undercutting effect. The implantation region is annealed to repair the crystal lattice of the substrate. Thereafter, an alternative oxidation process is done to further isolate the active area from adjacent active areas or other structures. Oxide spacers are formed on the sides of the active area, and the remainder of the trench is filled to form a shallow trench isolation (STI) structure.
An embodiment is also directed to a partially isolated structure of sufficient size to permit the fabrication of an active device thereon. The partially isolated structure is comprised of a portion of the a substrate that has an undercut lateral cavity that is shaped in a manner which defines the active area of the partially isolated structure.
The process and structure of various embodiments enable active devices to be packed into ultra-dense configurations using currently available fabrication equipment. Because the diode junctions of active devices are formed in areas of the substrate that are at least partially isolated from the remainder of the substrate, the diode junctions may be fabricated to be less leaky.
REFERENCES:
patent: 4222792 (1980-09-01), Lever et al.
patent: 4361600 (1982-11-01), Brown
patent: 4407851 (1983-10-01), Kurosawa et al.
patent: 4604162 (1986-08-01), Sobczak
patent: 4615746 (1986-10-01), Kawakita et al.
patent: 4689872 (1987-09-01), Appels et al.
patent: 4735821 (1988-04-01), Yamazaki et al.
patent: 4814287 (1989-03-01), Takemoto et al.
patent: 4845048 (1989-07-01), Tamaki et al.
patent: 4974060 (1990-11-01), Ogasawara
patent: 5084130 (1992-01-01), Yamazaki et al.
patent: 5176789 (1993-01-01), Yamazaki et al.
patent: 5214603 (1993-05-01), Dhong et al.
patent: 5331197 (1994-07-01), Miywaki et al.
patent: 5336629 (1994-08-01), Dhong et al.
patent: 5453396 (1995-09-01), Gonzalez et al.
patent: 5629539 (1997-05-01), Aoki et al.
patent: 5680556 (1997-10-01), Begun et al.
patent: 5686748 (1997-11-01), Thakur et al.
patent: 6110798 (2000-08-01), Gonzalez et al.
patent: 6110799 (2000-08-01), Huang
patent: 6300179 (2001-10-01), McKee
patent: 6330181 (2001-12-01), McKee
patent: 6423596 (2002-07-01), McKee
patent: 6465865 (2002-10-01), Gonzalez
patent: 6468883 (2002-10-01), Dennison
patent: 6476490 (2002-11-01), Dennison
patent: 6479370 (2002-11-01), Gonzalez et al.
patent: 6559032 (2003-05-01), Gonzalez
patent: 6569733 (2003-05-01), McKee
patent: 6569734 (2003-05-01), McKee
US 6,251,752, 6/2001, Gonzalez et al. (withdrawn)
S. Wolf et al., Silicon Processing for the VLSI Era, vol. 1, Lattice Press, 1986, p. 283.
Gonzalez Fernando
Jones Lyle
Mouli Chandra
Duy Mai Anh
Pham Long
Schwegman Lundberg Woessner & Kluth P.A.
LandOfFree
Process for making a silicon-on-insulator ledge by... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for making a silicon-on-insulator ledge by..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for making a silicon-on-insulator ledge by... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3320162