Static information storage and retrieval – Floating gate – Particular biasing
Patent
1996-10-30
1998-01-13
Nelms, David C.
Static information storage and retrieval
Floating gate
Particular biasing
36518522, 36518529, G11C 700
Patent
active
057086028
ABSTRACT:
A non-volatile semiconductor memory device includes a first memory cell which is electrically erasable and programmable and stores data, a second memory cell which is electrically erasable and programmable and has a threshold voltage which is set by performing erase and write operations on the second memory separately from erase and write operations on the first memory, and a sense amplifier comparing currents respectively flowing in the first and second memory cells to sense a state of the first memory cell. A verify voltage supply circuit supplies, in an erase verify operation, control gates of the first and second memory cells with erase verify voltages dependent on an actual value of the threshold voltage of the second memory cell, and supplies, in a write verify operation, the control gates of the first and second memory cells with write verify voltages dependent on an actual value of the threshold voltage of the second memory cell. Hence, the erase and write verify operations can duly be carried out even if the threshold voltage of the second memory cell actually derives from a target value.
REFERENCES:
patent: 5444656 (1995-08-01), Bauer et al.
patent: 5602775 (1997-02-01), Vo
Fujitsu Limited
Le Vu A.
Nelms David C.
LandOfFree
Non-volatile semiconductor memory device and method for verifyin does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Non-volatile semiconductor memory device and method for verifyin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile semiconductor memory device and method for verifyin will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-331577