Low standby current power-on reset circuit

Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Reexamination Certificate

active

06812751

ABSTRACT:

FIELD OF THE INVENTION
The present invention generally relates to power-on reset circuits and in particular, to a low standby current power-on reset circuit.
BACKGROUND OF THE INVENTION
Power-on reset (POR) circuits are useful for indicating to other circuits in a system that power to the system has been turned on, or the system has been reset. In particular, the POR circuit will produce a falling (or rising) edge on an output or power-on reset indication when power (VDD) ramps up to a sufficient level to allow for circuit operation. Upon receipt of such power-on reset indication, the other circuits may then perform various useful functions such as resetting latches and performing start-up operations.
A low standby current POR circuit is further useful in applications where power consumption is to be minimized. Although feedback solutions are commonly employed to reduce the DC current in conventional POR circuit designs, such solutions are difficult to optimize over operational voltage and temperature ranges. This is because, they generally require very critical device sizing on the feedback devices.
Also, a practical retriggering capability for the POR circuit is also useful so that undesirable delay is avoided when retriggering the system. A practical retriggering capability in this case is understood to mean the ability to reproduce the correct power-on reset indication after the power supply (or line) has fallen below a critical level that can cause circuit operation to fail and then has risen above this critical level again.
OBJECTS AND SUMMARY OF THE INVENTION
Accordingly, it is an object of the present invention to provide a low standby current power-on reset circuit.
Another object is to provide a low standby current power-on reset circuit that exhibits practical retriggering capability.
These and additional objects are accomplished by the various aspects of the present invention, wherein briefly stated, one aspect is a power-on reset circuit comprising: an output stage circuit providing a power-on reset indication on an output line while a gate-to-source voltage of an output transistor in the output stage circuit is near a threshold voltage so as to turn the output transistor on with minimal current passing through the output stage circuit; and a charging circuit coupled to a power line and the output stage circuit so as to generate and hold the gate-to-source voltage of the output transistor when power to the power line is turned on or reset.
Another aspect is a power-on reset circuit comprising: an output stage circuit providing a power-on reset indication on an output line while a gate-to-source voltage of an output transistor in the output stage circuit is near a threshold voltage so as to turn the output transistor on with minimal current passing through the output stage circuit; and means for generating and holding the gate-to-source voltage of the output transistor when power to a power line is turned on or reset.
Still another aspect is a power-on reset circuit comprising: an output circuit including a capacitor responding to power on a power line being turned on or reset to drive generation of a power-on reset indication; and a discharge circuit coupled to the power line and the capacitor for discharging the capacitor when a voltage on the power line drops below a predetermined level.
Additional objects, features and advantages of the various aspects of the invention will become apparent from the following description of its preferred embodiments, which description should be taken in conjunction with the accompanying drawings.


REFERENCES:
patent: 4812679 (1989-03-01), Mahabadi
patent: 5016222 (1991-05-01), Hashimoto
patent: 5187389 (1993-02-01), Hall et al.
patent: 5300822 (1994-04-01), Sugahara et al.
patent: 5302861 (1994-04-01), Jelinek
patent: 5396115 (1995-03-01), Coffman et al.
patent: 5523710 (1996-06-01), Miyake et al.
patent: 5744990 (1998-04-01), Burstein et al.
patent: 5847586 (1998-12-01), Burstein et al.
patent: 5864247 (1999-01-01), Hirano et al.
patent: 5959477 (1999-09-01), Chung
patent: 6204701 (2001-03-01), Tsay et al.
patent: 6538482 (2003-03-01), Hirano et al.
patent: 2003/0122597 (2003-07-01), Hirano et al.
patent: 62235610 (1989-03-01), None
patent: 64-078520 (1989-03-01), None
patent: 07-312541 (1995-11-01), None
Yasuda, T., Yamamoto, M., and Nishi, Takafumi, “A Power-On Reset Pulse Generator for Low Voltage Applications,” Proceedings 2001 IEEE International Symposium on Circuits and Systems, vol. IV, pp. 598-601, 2001.
T. Yasuda et al., “A Power-On-Reset Pulse Generator For Low Voltage Applications”,2001 IEEE International Symposium on Circuits and systems, pp. IV-598-IV-601, May 2001.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Low standby current power-on reset circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low standby current power-on reset circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low standby current power-on reset circuit will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3303232

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.