Electrical pulse counters – pulse dividers – or shift registers: c – Systems – Identifying or correcting improper counter operation
Patent
1991-10-15
1993-02-09
Heyman, John S.
Electrical pulse counters, pulse dividers, or shift registers: c
Systems
Identifying or correcting improper counter operation
377 28, 377 55, H03K 2140
Patent
active
051857693
ABSTRACT:
A high speed digital counter that can be easily tested comprises a plurality of subcounters having an input for receiving an incrementing signal and a carry output for outputting a carry signal when the subcounter has reached its counting capacity. The carry output of each subcounter is gated to the input of a next more significant subcounter by an OR gate which receives as inputs the carry signal and a test signal. The OR gate performs an OR on these two signals and outputs the result to the input of the next more significant subcounter. The OR gate allows the test signal to access each subcounter separately, and thus, each subcounter may be tested individually.
REFERENCES:
patent: 4736395 (1988-04-01), Sugihara
patent: 4860325 (1989-08-01), Aria et al.
patent: 4979193 (1990-12-01), Mehta
Acer Incorporated
Heyman John S.
Ouellette Scott A.
Sueoka Greg T.
LandOfFree
Easily testable high speed digital counter does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Easily testable high speed digital counter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Easily testable high speed digital counter will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-329448