Electricity: measuring and testing – Fault detecting in electric circuits and of electric components – Of individual circuit component or element
Reexamination Certificate
2000-07-31
2004-11-23
Karlsen, Ernest (Department: 2829)
Electricity: measuring and testing
Fault detecting in electric circuits and of electric components
Of individual circuit component or element
C324S760020, C438S017000
Reexamination Certificate
active
06822469
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to the field of integrated circuits, and more particularly, to a system, method and apparatus for testing multiple semiconductor wafers and high-density packaging of semiconductor dies.
BACKGROUND OF THE INVENTION
Semiconductor die have traditionally been electrically connected to a package by wire bonding techniques, in which wires are attached to pads of the die and to pads located in the cavity of the plastic or ceramic package. Wire bonding is still the interconnection strategy most often used in the semiconductor industry today. But the growing demand for products that are smaller, faster, less expensive, more reliable and have a reduced thermal profile has pushed wire bonding technology to its limits (and beyond) thereby creating barriers to sustained product improvement and growth.
The high-performance alternative to wire bonding techniques are flip chip techniques, in which solder balls or bumps are attached to the input/output (I/O) pads of the die at the wafer level. The bumped die is flipped over and attached to a substrate “face down,” rather than “face up” as with wire bonding. Flip chips resolve many if not all of the problems introduced by wire bonding. First, flip chips have fewer electrical interconnects than wire bonding, which results in improved reliability and fewer manufacturing steps, thereby reducing production costs. Second, the face down mounting of a flip chip die on a substrate allows superior thermal management techniques to be deployed than those available in wire bonding. Third, flip chips allow I/O to be located essentially anywhere on the die, within the limits of substrate pitch technology and manufacturing equipment, instead of forcing I/O to the peripheral of the die as in wire bonding. This results in increased I/O density and system miniaturization.
Despite the advantages of the flip chip, wide spread commercial acceptance of the flip chip has been hindered by testing issues. To ensure proper performance, the die should be adequately tested before it is assembled into a product; otherwise, manufacturing yields at the module and system level can suffer and be unacceptably low. Under some circumstances, a defective die can force an entire subassembly to be scrapped. One attempt to address this testing issue has been to perform a wafer probe, followed by dicing the wafer and temporarily packaging each die into a test fixture of some sort. Performance testing is subsequently executed. Burn-in testing is often included in this process to eliminate any die having manufacturing process defects. Following the successful completion of these tests, the die are removed from the test fixture and either retailed as a Known Good Die (“KGD”) product or used by the manufacturer in an end product, such as a Multichip Module (“MCM”). The Multichip Module may constitute a subassembly in a larger system product. This Known Good Die process is inherently inefficient due to its complexity.
Accordingly, there is a need for a system, method and apparatus for testing multiple semiconductor wafers that is simple, allows testing at the wafer level before dicing, and eliminates the need for temporarily packaging the die in a carrier.
SUMMARY OF THE INVENTION
The present invention provides a system, method and apparatus for testing multiple semiconductor wafers that is simple, allows testing at the wafer level before dicing, and eliminates the need for temporarily packaging the die in a carrier. As a result, the number of manufacturing operations are reduced, thereby improving first pass yields. In addition, manufacturing time is decreased, thereby improving cycle times and avoiding additional costs.
More specifically, the present invention provides several possible test systems, apparatus and methods of interfacing multiple semiconductor wafer to the testing equipment through the use of interposer assemblies, which enhances economies of scale. The interposer revolutionizes the semiconductor fabrication process enabling testing and burn-in of all die at the wafer level. For example, the interposer eliminates the need to singulate, package, test, then unpackage each die individually to arrive at a Known Good Die product stage. Furthermore, the interposer may remain attached to the die following dicing, thereby providing the additional benefit of redistributing the die I/O pads to a standard Joint Electrical Dimensional Electronic Committee (“JDEC”) interconnect pattern for Direct Chip Attachment (“DCA”) applications.
The present invention provides a method for testing two or more semiconductor wafers comprising the steps of attaching two or more wafer-interposer assemblies to a testing apparatus and testing each semiconductor die. Each wafer-interposer assembly comprises an interposer connected to one of the semiconductor wafers and each semiconductor wafer includes one or more semiconductor die.
The present invention also provides a test fixture rack having a test fixture backbone, two or more wafer-interposer connectors attached to the test fixture backbone, and one or more connectors attached to the test fixture backbone and electrically coupled to the two or more wafer-interposer connectors such that each semiconductor die can be addressed and tested using the one or more connectors. Each wafer-interposer connector is designed to receive a wafer-interposer assembly having an interposer connected to one of the semiconductor wafers. Each semiconductor wafer includes one or more semiconductor die.
In addition, the present invention provides a test fixture bank having a test fixture bank backbone, one or more connectors attached to the test fixture backbone for receiving one or more test fixture racks, and one or more test set connectors attached to the test fixture bank backbone and electrically coupled to the one or more connectors such that each semiconductor die can be addressed and tested using the one or more test set connectors. The present invention also provides a system for testing two or more semiconductor wafers wherein a testing device is connected to one or more test fixture racks or one or more test fixture banks.
Other features and advantages of the present invention shall be apparent to those of ordinary skill in the art upon reference to the following detailed description taken in conjunction with the accompanying drawings.
REFERENCES:
patent: 4868712 (1989-09-01), Woodman
patent: 5016138 (1991-05-01), Woodman
patent: 5065227 (1991-11-01), Frankeny
patent: 5086558 (1992-02-01), Grube et al.
patent: 5123850 (1992-06-01), Elder et al.
patent: 5148265 (1992-09-01), Khandros et al.
patent: 5148266 (1992-09-01), Khandros et al.
patent: 5222014 (1993-06-01), Lin
patent: 5347159 (1994-09-01), Khandros et al.
patent: 5347162 (1994-09-01), Pasch
patent: 5382898 (1995-01-01), Subramanian
patent: 5399505 (1995-03-01), Dasse et al.
patent: 5399898 (1995-03-01), Rostoker
patent: 5476211 (1995-12-01), Khandros
patent: 5483421 (1996-01-01), Gedney et al.
patent: 5489804 (1996-02-01), Pasch
patent: 5491612 (1996-02-01), Nicewarner, Jr.
patent: 5497079 (1996-03-01), Yamada et al.
patent: 5504369 (1996-04-01), Dasse et al.
patent: 5517515 (1996-05-01), Spall et al.
patent: 5518964 (1996-05-01), DiStefano et al.
patent: 5532612 (1996-07-01), Liang
patent: 5594273 (1997-01-01), Dasse et al.
patent: 5600257 (1997-02-01), Leas et al.
patent: 5600541 (1997-02-01), Bone et al.
patent: 5612575 (1997-03-01), De Givry
patent: 5635010 (1997-06-01), Pepe et al.
patent: 5637920 (1997-06-01), Loo
patent: 5654588 (1997-08-01), Dasse et al.
patent: 5685885 (1997-11-01), Khandros et al.
patent: 5701666 (1997-12-01), DeHaven et al.
patent: 5798652 (1998-08-01), Taraci
patent: 5800184 (1998-09-01), Lopergolo et al.
patent: 5802713 (1998-09-01), Deamer
patent: 5806181 (1998-09-01), Khandros et al.
patent: 5832601 (1998-11-01), Eldridge et al.
patent: 5834946 (1998-11-01), Albrow et al.
patent: 5848467 (1998-12-01), Khandros et al.
patent: 5854507 (1998-12-01), Miremadi et al.
patent: 5878486 (1999-03-01), Eldridge et al.
p
Danamuraj & Youst, P.C.
Eaglestone Partners I, LLC
Karlsen Ernest
Youst Lawrence R.
LandOfFree
Method for testing multiple semiconductor wafers does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for testing multiple semiconductor wafers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for testing multiple semiconductor wafers will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3290466