Data processing: measuring – calibrating – or testing – Measurement system – Performance or efficiency evaluation
Reexamination Certificate
2002-12-27
2004-12-14
Nghiem, Michael (Department: 2863)
Data processing: measuring, calibrating, or testing
Measurement system
Performance or efficiency evaluation
C327S112000, C702S107000, C711S105000
Reexamination Certificate
active
06832177
ABSTRACT:
BACKGROUND
1. Technical Field
Embodiments of the present invention are directed to a memory module, such as a dual-inline memory module (DIMM). More particularly, embodiments of the present invention are directed to addressing an individual memory device, such as a dynamic random access memory (DRAM) device, on a memory module having a single precision resistor for calibration of the individual memory device.
2. Discussion of the Related Art
A Double-Data-Rate-II (DDR-II) synchronous dynamic random access memory (SDRAM) device is a high-speed complimentary metal oxide semiconductor (CMOS) random access memory (RAM) component. The DDR-II DRAM key features include: (1) posted column address strobe (CAS) with additive latency; (2) write latency=read latency −1; (3) normal and weak strength data-output driver; (4) variable data-output impedance adjustment; and (5) an on-die termination (ODT) function. All of the control and address inputs are synchronized with a pair of externally supplied differential clocks. Inputs are latched at a cross point of the differential clocks. All inputs and outputs are synchronized with a single-ended data strobe signal or a differential data strobe signal pair in a source synchronous fashion.
The DDR-II synchronous DRAM (SDRAM) device supports driver calibration via off-chip driver (OCD) impedance adjustment. OCD impedance adjustment is performed using an extended mode register set (EMRS) mode. The extended mode register controls functions beyond those of the mode register set (which specifies the read latency and the working mode of the burst counter). These additional functions include, for example, temperature compensated self-refresh and partial self-refresh. The OCD protocol enables a memory controller to adjust the strength of the DRAM driver. The memory controller makes adjustments that cancel out variations seen during computer system operation due to changes in voltage and temperature. By making such adjustments, operation at higher frequencies are achieved because the driver variation range is reduced. Table I below illustrates a sample Off-Chip Driver instruction set utilizing address lines A
9
, A
8
, and A
7
(bits
9
,
8
, and
7
, respectively).
TABLE I
A9
A8
A7
Operation
0
0
0
OCD calibration mode exit
0
0
1
Drive(1) DQ (data signal), DQS (data signal
strobe), RDQS (read data signal strobe)
high and differential DQS low
0
1
0
Drive(0) DQ, DQS, RDQS low and differential DQS high
1
0
0
Adjust mode
1
1
1
OCD calibration default
To adjust the output driver impedance, a controller issues the “Adjust” EMRS command along with a 4 bit burst code to the DDR-II SDRAM device as in Table I above. For this operation, burst length (BL) is set at 4 via a mode register set (MRS) command before activating the OCD protocol, and the controllers drive the burst code to all data signals at the same time. The driver output impedance is adjusted for all DDR-II SDRAM device data signals (DQs) simultaneously and after OCD calibration, all data signals (DQs) of a given DDR-II SDRAM device are adjusted to the same driver strength setting.
Present methods of calibrating a driver output impedance or other active circuit when enabled (R
on
) yields large variations in the actual R
on
values realized. Moreover, present methods of calibration of R
on
require a precision resistor dedicated exclusively to each memory device (e.g., each SDRAM device) on the memory module (e.g., a DIMM), which makes the overall memory system costly.
Accordingly, what is needed is a method for addressing individual memory devices/components and for calibrating the output impedance of a memory device driver or other active circuit when enabled (R
on
), that is more efficient, more cost effective, and does not require adding any additional signals or changing any protocols.
REFERENCES:
patent: 5666078 (1997-09-01), Lamphier et al.
patent: 6141258 (2000-10-01), Kawasumi
patent: 6252795 (2001-06-01), Hansen
patent: 6314014 (2001-11-01), Lowrey
patent: 6442644 (2002-08-01), Gustavson et al.
patent: 6461922 (2002-10-01), Colombo
patent: 6462591 (2002-10-01), Garrett
patent: 2004/0083070 (2004-04-01), Salmon et al.
David Howard S.
Khandekar Narendra S.
Intel Corporation
Le John
Nghiem Michael
LandOfFree
Method of addressing individual memory devices on a memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of addressing individual memory devices on a memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of addressing individual memory devices on a memory... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3290249