Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated... – Passive components in ics
Reexamination Certificate
2002-04-17
2004-09-21
Loke, Steven (Department: 2811)
Active solid-state devices (e.g., transistors, solid-state diode
Integrated circuit structure with electrically isolated...
Passive components in ics
C438S131000, C438S467000, C438S600000
Reexamination Certificate
active
06794726
ABSTRACT:
BACKGROUND OF THE INVENTION
Technical Field
This invention generally relates to semiconductor circuit fabrication, and more specifically relates to antifuses in semiconductor devices.
The proliferation of electronics in the modern world is due in large part to the development of integrated circuit semiconductor devices. Because these devices are designed and used for widely differing applications, it is often beneficial to have the ability to “customize” a semiconductor device during fabrication. Customization of a semiconductor device involves changing the device circuitry to meet specific needs, as when, for example, the input and output structure of a device is optimized to allow the device to be used in a particular application.
Often, it is not cost effective to create separate fabrication lines, with different masks and other associated fabrication features, for small changes in the circuit requirements of a device. For this reason, a variety of techniques have been developed in which a device intended for a particular application may be fabricated on a fabrication line together with devices intended for many other applications, and then customized to conform to the particular application's specific requirements. In one customization technique, an existing circuit path may be cut by blowing a fuse that has been placed in the path for that purpose. Unfortunately, the use of fuses for device customization has inherent limitations. Specifically, a fuse can only be used to break a circuit path; it cannot be used to close an open circuit. Instead, customization where a previously open connection must be closed requires the use of an “antifuse.” Antifuses are structures that, when first fabricated, are an open circuit. When the antifuse is “fused,” the open circuit becomes closed and conduction across the antifuse becomes possible. Conventionally, an antifuse is fused by applying a sufficient voltage, called a “programming voltage” across the antifuse structure. This voltage causes a current to flow through the structure and fuse it together, resulting in a permanent electrical connection. This is referred to as a “programming event.”
The existing antifuse technology has several disadvantages. For example, many existing antifuses require electrodes made of specific types of metal, which are not always compatible with common fabrication technologies. For instance, some devices require a transparent electrode and thus cannot use electrodes made of aluminum or polysilicon, which are opaque. Furthermore, some antifuse structures require a programming voltage of 12-15 volts. Applying such a voltage to the antifuse can cause damage to other circuit elements, and thus these antifuses may be incompatible with low-voltage semiconductor devices that commonly operate, for example, at 3.3 volts or 2.5 volts. Additionally, these antifuse structures will be difficult to scale to the significantly smaller sizes that will be required as semiconductor device density increases. Another significant problem with existing antifuse technology is the relatively high, or unstable, post-program resistance exhibited by the antifuse, which may interfere with desired performance.
BRIEF SUMMARY OF THE INVENTION
Therefore, an object of the invention is to provide an improved structure and method for semiconductor device customization. Another object is to provide an antifuse structure that has a low programming voltage and low post-program resistance.
In a first aspect, the present invention fills these needs by providing a semiconductor device having an increased intersection perimeter between edge regions of a first conductor and portions of a second conductor. The intersection perimeter is a region where the insulation between the conductors tends to be at its thinnest, thus directing the breakdown of the dielectric material, and increasing the likelihood that the antifuse programming event will be successful. In one embodiment, the intersection perimeter comprises the region where the perimeter of a gate structure overlaps an active area, or other doped area.
In another embodiment of the invention, the portion of a current path that travels through a highly doped area is increased while the portion of the path that travels through a non-highly doped area is decreased. This decreases post-program resistance, leading to better response time for the device. The increase of the intersection perimeter, as well as the decrease in post-program resistance, may be accomplished as a part of the normal processing steps for the device.
REFERENCES:
patent: 4914055 (1990-04-01), Gordon et al.
patent: 5219782 (1993-06-01), Liu et al.
patent: 5324681 (1994-06-01), Lowrey et al.
patent: 5395797 (1995-03-01), Chen et al.
patent: 5469077 (1995-11-01), Cox
patent: 5493147 (1996-02-01), Holzworth et al.
patent: 5502000 (1996-03-01), Look et al.
patent: 5587613 (1996-12-01), Iranmanesh
patent: 5625220 (1997-04-01), Liu et al.
patent: 5793094 (1998-08-01), Sanchez et al.
patent: 5856213 (1999-01-01), Love et al.
patent: 5913138 (1999-06-01), Yamaoka et al.
patent: 5970372 (1999-10-01), Hart et al.
patent: 6020777 (2000-02-01), Bracchitta et al.
patent: 6069064 (2000-05-01), Cutter et al.
patent: 6087707 (2000-07-01), Lee et al.
patent: 6096580 (2000-08-01), Iyer et al.
patent: 6146925 (2000-11-01), Dennison
patent: 6221729 (2001-04-01), Dennison
patent: 6388305 (2002-05-01), Bertin et al.
patent: 9055475 (1997-02-01), None
“Impact of Shallow Trench Isolation on Reliability of Buried and Surface Channel Sub-um PFET”, Tonti, et al., 1995, pp. 24-29.
International Application No. PCT/US94/11002, Look, et al.
International Application No. PCT/US94/01619, Hall, et al.
Radens Carl J.
Tonti William R.
Loke Steven
Schmeiser Olsen & Watts
Walsh Robert A.
LandOfFree
MOS antifuse with low post-program resistance does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with MOS antifuse with low post-program resistance, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MOS antifuse with low post-program resistance will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3265521