Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Software program
Reexamination Certificate
1999-11-04
2004-04-27
Broda, Samuel (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Software program
C703S027000, C714S014000, C714S025000
Reexamination Certificate
active
06728668
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Technical Field
The present invention relates generally to an improved data processing system. Still more particularly, the present invention provides a method and apparatus for testing fault tolerant processing within a symmetrical multiprocessing system.
2. Description of Related Art
With the need for faster data processing systems, symmetrical multiprocessing (SMP) systems are being used more often. SMP is a computer architecture in which multiple processors share the same memory containing one copy of the operating system, one copy of any applications that are in use, and one copy of the data. These systems reduce transaction time because the operating system divides the workload into tasks assigned to available processors.
Like other data processing systems, SMP systems may experience failures. Some of these failures are so-called hard or solid errors, from which no recovery is possible. A hard error, in general, causes a system failure. Thereafter, the device that has caused the hard error is replaced. On the other hand, a number of failures are repeatable or so-called soft errors, which occur intermittently and randomly. In contrast to a hard error, a soft error, with proper recovery and retry design, can be recovered and prevent a system from failing. These soft errors are often localized to a particular processor within the SMP system. The SMP system usually has capabilities to detect and recover from certain hardware-related errors. However, given the increasing complexity of current data processing systems, especially multiprocessor systems, the permutations of possible errors in a failing system can be quite large. Thus, the design and test of system hardware, firmware and software for detecting and recovering from these errors is similarly complex.
Another layer of complexity is added by the fact that multiple hardware and software vendors collaborate in designing system components, and the procedures for testing the fault tolerance among the various hardware, firmware, and software components could be more efficient with the proper testing utilities.
Consequently, it would be advantageous to have a method and apparatus for simulating errors in a processor within a multiprocessor system in order to test its system design and fault-tolerant recovery capabilities.
SUMMARY OF THE INVENTION
A method and apparatus for simulated error injection for processor deconfiguration design verification is provided. A simulated error condition request is received from a user through software, such as the operating system executing in the multiprocessor data processing system. In response to the requested simulated error condition, an error condition is injected into a processor of the multiprocessor data processing system via instruction execution. In response to the detection of the error condition and execution of error-path code, a processor is deconfigured. The error condition may be injected by executing instructions to set an error condition bit in an error condition register.
REFERENCES:
patent: 5438528 (1995-08-01), Emerson et al.
patent: 5649090 (1997-07-01), Edwards et al.
patent: 5675803 (1997-10-01), Preisler et al.
patent: 5764883 (1998-06-01), Satterfield et al.
patent: 6018812 (2000-01-01), Deyst, Jr. et al.
patent: 6122756 (2000-09-01), Baxter et al.
patent: 6182248 (2001-01-01), Armstrong et al.
patent: 6233680 (2001-05-01), Bossen et al.
patent: 6247079 (2001-06-01), Papa et al.
patent: 6304984 (2001-10-01), Neal et al.
patent: 6345369 (2002-02-01), Kitamorn et al.
patent: 6430586 (2002-08-01), Williams
patent: 6457147 (2002-09-01), Williams
patent: 6487208 (2002-11-01), Chirashnya et al.
patent: 6502212 (2002-12-01), Coyle et al.
Kitamorn Alongkron
McLaughlin Charles Andrew
Nguyen Camvan Thi
Patel Jayeshkumar M.
Bailey Wayne P.
Broda Samuel
International Business Machines - Corporation
McBurney Mark E.
Phan T.
LandOfFree
Method and apparatus for simulated error injection for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for simulated error injection for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for simulated error injection for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3255262