Multiplex communications – Communication techniques for information carried in plural... – Combining or distributing information via time channels
Reexamination Certificate
1999-09-22
2004-07-20
Kizou, Hassan (Department: 2662)
Multiplex communications
Communication techniques for information carried in plural...
Combining or distributing information via time channels
C370S545000, C375S371000
Reexamination Certificate
active
06765932
ABSTRACT:
BACKGROUND OF THE INVENTION
The invention relates in general to the synchronization of a digital data stream with a given clock signal. In particular the invention relates to synchronization in a situation where the data signal to be synchronized involves a clock signal which is not the same as the clock signal with which the data stream is to be synchronized.
DISCUSSION OF RELATED ART
Many digital apparatuses process data streams, or chronological sequences of successive states. A data stream may be one bit wide, in which case its state is represented by bit value 0 or 1, or it may be N bits wide, where N is a positive integer, in which case the state has 2
N
possible values. When we say that a data stream is synchronized, we mean that the changes between the successive states take place in a given fixed relation to a certain clock signal. We can, for example, specify that the clock signal is a regular square pulse, in which case a change between two successive states is allowed only on the rising and/or falling edge of the clock signal. The term rising edge means a change in the clock signal from logical state
0
into logical state
1
, and, conversely, the term falling edge means a change from logical state
1
into logical state
0
.
Problems arise in a situation in which a data stream is synchronized with its own clock signal but said data stream should also be processed in an apparatus or part of an apparatus controlled by another clock signal. Two different clock signals are hardly ever in synchronization with each other but they both may have momentarily varying frequencies, pulse ratios and phases. Thus, a data stream synchronized with one clock signal is not constantly synchronized with another clock signal, which may cause errors in the processing of the data signal.
SUMMARY OF THE INVENTION
An object of the present invention is to provide a method and an apparatus with which a data stream synchronized with a first clock signal can be transformed such that it is synchronized with a second clock signal.
This and other objects of the invention are achieved by writing the states of the data stream in synchronization with a first clock signal consecutively into latches which are read in synchronization with a second clock signal so that the validity of the states read is checked in conjunction with the reading of the latches.
The method according to the invention is characterized in that
successive states of a data stream are written cyclically in synchronization with a first clock signal into parallel storage units,
states written into the parallel storage units are read cyclically in synchronization with a second clock signal, and
it is indicated whether the state read from a given storage unit is valid or not.
The invention also concerns an electronic apparatus which is characterized in that it comprises
a plurality of parallel latches,
means for writing successive states of the data stream in synchronization with a first clock signal into parallel latches,
means for cyclically reading the states written into the parallel latches in synchronization with a second clock signal, and
means for indicating the validity of a state read from a given latch.
According to the invention, it is formed a synchronizing element comprised of parallel latches into which the data stream to be synchronized is directed. There are at least two parallel latches, but there may also be more of them. The successive states of the data stream are written cyclically into the latches in synchronization with a first clock signal such that a certain first state is written into the first latch, a is following second state is written into the second latch and so forth until the state following the state written into the last latch is again written into the first latch. In conjunction with writing it is stored an indication that the latch contains an unread state.
States stored in the latches are read cyclically in synchronization with a second clock signal. In conjunction with the reading it is checked if the state in the latch has already been read. If it has been read, it will not be read anew but will be indicated erroneous. The successive states read without errors form a data stream synchronized with the second clock signal. When a state stored in a particular latch has been read once, an indication of this is stored lest the same state be read again.
REFERENCES:
patent: 4692893 (1987-09-01), Casper
patent: 4873703 (1989-10-01), Crandall et al.
patent: 5388074 (1995-02-01), Buckenmaier
patent: 5422914 (1995-06-01), Snyder
patent: 5487092 (1996-01-01), Finney et al.
patent: 5621775 (1997-04-01), Etienne
patent: 5642387 (1997-06-01), Fukasawa
patent: 5696768 (1997-12-01), Harriman et al.
patent: 5706299 (1998-01-01), Baydar et al.
patent: 5793227 (1998-08-01), Goldrian
patent: 5809032 (1998-09-01), Weeber
patent: 5905766 (1999-05-01), Nguyen
patent: 5909563 (1999-06-01), Jacobs
patent: 6269136 (2001-07-01), Hansen et al.
patent: 0840203 (1998-05-01), None
Texas Instruments Inc., 4-by-4 Registers Files with 3-state Outputs, Mar. 1988.*
European Patent Office Search Report dated Apr. 3, 2002.
Kizou Hassan
Nokia Technology GmbH
Swickhamer Christopher M
Ware Fressola Van Der Sluys & Adolphson LLP
LandOfFree
Method and apparatus for synchronizing a data stream does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for synchronizing a data stream, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for synchronizing a data stream will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3247405