Patent
1995-06-05
1998-10-13
Ellis, Richard L.
G06F 900
Patent
active
058225781
ABSTRACT:
Digital multiprocessor methods and apparatus comprise a plurality of processors, including a first processor for normally processing an instruction stream including instructions from a first instruction source. At least one of the processors can transmit inserted-instructions to the first processor. Inserted-instructions are executed by the first processor in the same manner as, and without affecting the sequence of, instructions from the first instruction source. The first instruction source can be a memory element, including an instruction cache element for storing digital values representative of instructions and program steps, or an execution unit (CEU) which asserts signals to the instruction cache element to cause instructions to be transmitted to the CEU. The processors include input/output (I/O) processors having direct memory access (DMA) insert elements, which respond to a peripheral device to generate DMA inserted-instructions. These DMA inserted-instructions are executable by the first processing element in the same manner as, and without affecting processing sequence of, the instructions from the first instruction source.
REFERENCES:
patent: Re28811 (1976-05-01), Pierce
patent: 3713096 (1973-01-01), Comfort et al.
patent: 3723976 (1973-03-01), Alvarez et al.
patent: 3731002 (1973-05-01), Pierce
patent: 3735362 (1973-05-01), Ashany et al.
patent: 3748647 (1973-07-01), Ashany et al.
patent: 3749897 (1973-07-01), Hirvela
patent: 3800291 (1974-03-01), Cocke et al.
patent: 3896418 (1975-07-01), Brown
patent: 4011545 (1977-03-01), Nadir
patent: 4031512 (1977-06-01), Faber
patent: 4077059 (1978-02-01), Cordi et al.
patent: 4141067 (1979-02-01), McLagan
patent: 4240136 (1980-12-01), Kjoller
patent: 4240143 (1980-12-01), Besemer et al.
patent: 4275458 (1981-06-01), Khera
patent: 4293910 (1981-10-01), Flusche et al.
patent: 4322795 (1982-03-01), Lange et al.
patent: 4334305 (1982-06-01), Girardi
patent: 4358823 (1982-11-01), McDonald et al.
patent: 4399507 (1983-08-01), Cosgrove et al.
patent: 4409651 (1983-10-01), Kjoller
patent: 4410944 (1983-10-01), Kronies
patent: 4468733 (1984-08-01), Oka et al.
patent: 4476524 (1984-10-01), Brown et al.
patent: 4484262 (1984-11-01), Sullivan et al.
patent: 4488256 (1984-12-01), Zolnowsky et al.
patent: 4497023 (1985-01-01), Moorer
patent: 4498136 (1985-02-01), Sproul, III
patent: 4510492 (1985-04-01), Mori et al.
patent: 4553203 (1985-11-01), Rau et al.
patent: 4598400 (1986-07-01), Hillis
patent: 4604694 (1986-08-01), Hough
patent: 4622631 (1986-11-01), Frank et al.
patent: 4625081 (1986-11-01), Lotito et al.
patent: 4646271 (1987-02-01), Uchiyama et al.
patent: 4700347 (1987-10-01), Rettberg et al.
patent: 4701756 (1987-10-01), Burr
patent: 4706080 (1987-11-01), Sincoskie
patent: 4709324 (1987-11-01), Kloker
patent: 4714990 (1987-12-01), Desyllas et al.
patent: 4730249 (1988-03-01), O'Quin, II et al.
patent: 4734907 (1988-03-01), Turner
patent: 4758946 (1988-07-01), Shar et al.
patent: 4768144 (1988-08-01), Winter et al.
patent: 4780873 (1988-10-01), Mattheyses
patent: 4792895 (1988-12-01), Tallman
patent: 4797880 (1989-01-01), Bussey, Jr. et al.
patent: 4811009 (1989-03-01), Orimo et al.
patent: 4829227 (1989-05-01), Turner
patent: 4845702 (1989-07-01), Melindo
patent: 4864495 (1989-09-01), Inaba
patent: 4885742 (1989-12-01), Yano
patent: 4888726 (1989-12-01), Struger et al.
patent: 4903196 (1990-02-01), Pomerane et al.
patent: 4928224 (1990-05-01), Zulian
patent: 4930106 (1990-05-01), Danilenko et al.
patent: 4951193 (1990-08-01), Muramatsu et al.
patent: 4972338 (1990-11-01), Crawford
patent: 4980816 (1990-12-01), Fukuzawa et al.
patent: 4984235 (1991-01-01), Hillis et al.
patent: 5025365 (1991-06-01), Mathur et al.
patent: 5025366 (1991-06-01), Baror
patent: 5055999 (1991-10-01), Frank et al.
patent: 5060186 (1991-10-01), Barbagelata et al.
patent: 5063497 (1991-11-01), Culter et al.
patent: 5067071 (1991-11-01), Schanin et al.
patent: 5101402 (1992-03-01), Chiu et al.
patent: 5101485 (1992-03-01), Perazzoli, Jr.
patent: 5119481 (1992-06-01), Frank et al.
patent: 5136717 (1992-08-01), Morley et al.
patent: 5212773 (1993-05-01), Hillis
patent: 5226039 (1993-07-01), Frank et al.
patent: 5226109 (1993-07-01), Dawson et al.
patent: 5226175 (1993-07-01), Deutsch et al.
Uffenbeck, John, "Microcomputers and Microprocessors," 1985, Prentice-Hall, pp. 257-264 and 320-332.
Ciepielewsik et al., "A Formal Model for Or-Parallel . . . ", Proc. of the IFIP 9th World Computer Congress (1983) pp. 299-305.
Censier et al., "A New Solution to Coherence . . . ", IEEE Transaction on Computers, vol. c-27, No. 12 (Dec. 1978) pp. 1112-1118.
Eggers et al., "Evaluating the Performance of Four . . . ", Proc. of the 16th Annual Int'l Symposium on Computer Archit. (1989) pp. 2-15.
Gehringer et al., "The Cm* Hardware Architecture", Parallel Proc. the Cm* Experience, Digital Press, pp. 11-28, 432, 438.
Goodman et al., "The Wisconsin Multicube: A New . . . ", Proc. of the 15th Annual Int'l Symposium on Archit. (1988) pp. 422-431.
Hagersten et al., "The Cache Coherence Protocol of the . . . ", Cache & Interconnect Archit. in Multiproc., Klewer Acad. Pub. (1990) pp. 165-188.
Mizrahi et al., "Introducing Memory into the Switch . . . ", Proc. of the 16th Annual Int'l Symposium on Computer Archit. (1989) pp. 158-166.
Pfister et al., "The IBM Research Parallel Processor . . . ", IEEE Proc. of the 1985 Int'l Conf. on Parallel Proc. (1985) pp. 764-771.
Tabak, "Chapter 8 Bus-Oriented Ssytems", Multiprocessors, Prentice Hall (1990) pp. 92-102.
Wilson, Sr. Editor, "Increased CPU Speed Drives Changes in Multiprocessor Cache and Bus Designs", Computer Design (Jun. 1987) p. 20.
Ali et al., "Global Garbage Collection for Distributed . . . ", Int'l Jo. oF Parallel Programming, vol. 15, No. 5 (1986) pp. 339-387.
"High Performance/High Availability Interprocessor Communication Method," IBM Technical Disclosure Bulletin, vol. 31. No. 2, Jul. 1980 pp. 41-42.
Schwartz, Telecommunications Network, "Introduction & Overview" pp. 1-20, Layered Arhitecture in Data Networks pp. 71-117.
Haridi et al, "The Cache Coherence Protocol of the Data Diffusion Machine" Parallel Architecture Proceedings, vol. I, pp. 1-18 (1989).
Warren et al, "Data Diffusion Machine-A Scalable . . . ", Proceedings of The International Conference on Fifth . . . , 1988, pp. 943-952.
Hagersten, "Some Issues on Cache-Only Memory Architecture,"Scalable Shared-Memory Multiprocessors, May 1990, p. 12.
Hagersten et al, "The Data Diffusion Machine and Its Data Coherency Protocols," Proceedings of the IFIP, pp. 127-148 (1990).
Lovett et al., Proceedings '88 Int'l. Conf. on Parrell Proc., v.1, Penn State Univ.Press(Conf. Aug. 15-19 '88) p.303 et seg.
Kai Li et al., Proceedings '89 Int'l. Conf. on Parallel Processing, Penn State Univ. Press (Conf. Aug. 12, '89) pp. I-125 et seg.
Papamarcos et al.,Proc. of 11th Annual Symposium on Computer Architecture(Conf. Jun. 5-7 '84) p. 348 et seg (IEEE).
Intel, "MCS-80/85.TM. Family User's Manual," Oct. 1979, pp. 1-10 to 1-11, 2-1 to 2-23, 5-13, and 6-132 to 6-149.
Titus et al., "8080/8085 Software Design," 1979, pp. 59-63.
Proc. of the 6th Annual Phoenix Conf. on Computer and Communications, 25-27 Feb. 1987, pp. 14-17.
European Search Report for EP 91 30 4493.
Burkhardt, III Henry
Byers Brett D.
Epstein David I.
Frank Steven
Lee Linda Q.
Ellis Richard L.
Sun Microsystems Inc.
LandOfFree
System for inserting instructions into processor instruction str does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System for inserting instructions into processor instruction str, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for inserting instructions into processor instruction str will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-324620