Patent
1997-03-17
1998-10-13
Donaghue, Larry D.
39580023, 395393, 395391, 395582, 395584, 395586, G06F 938
Patent
active
058225749
ABSTRACT:
A superscalar microprocessor is provided having functional units which receive a pointer (a reorder buffer tag) which is compared to the reorder buffer tags of the instructions currently being executed. The pointer identifies the oldest outstanding branch instruction. If a functional unit's reorder buffer tag matches the pointer, then that functional unit conveys its corrected fetch address to the instruction fetching mechanism of the superscalar microprocessor (i.e. the branch prediction unit). The superscalar microprocessor also includes a load/store unit which receives a pair of pointers identifying the oldest outstanding instructions which are not in condition for retirement. The load/store unit compares these pointers with the reorder buffer tags of load instructions that miss the data cache and store instructions. A match must be found before the associated instruction is presented to the data cache and the main memory system. The pointer-compare mechanism provides an ordering mechanism for load instructions that miss the data cache and store instructions.
REFERENCES:
patent: 4044338 (1977-08-01), Wolf
patent: 4453212 (1984-06-01), Gaither et al.
patent: 4807115 (1989-02-01), Torng
patent: 4833599 (1989-05-01), Colwell et al.
patent: 4858105 (1989-08-01), Kuriyama et al.
patent: 4928223 (1990-05-01), Dao et al.
patent: 5053631 (1991-10-01), Perlman et al.
patent: 5058048 (1991-10-01), Gupta et al.
patent: 5129067 (1992-07-01), Johnson
patent: 5136697 (1992-08-01), Johnson
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5226130 (1993-07-01), Favor et al.
patent: 5367703 (1994-11-01), Leviton
patent: 5404470 (1995-04-01), Miyake
patent: 5434985 (1995-07-01), Emma et al.
patent: 5454117 (1995-09-01), Puziol et al.
patent: 5463745 (1995-10-01), Vidimans et al.
patent: 5524224 (1996-06-01), Denwom et al.
patent: 5535346 (1996-07-01), Thomas, Jr.
patent: 5559976 (1996-09-01), Song
patent: 5560032 (1996-09-01), Nguyen et al.
patent: 5561776 (1996-10-01), Popescu et al.
patent: 5574935 (1996-11-01), Vidwons et al.
Popescu et al "The Metaflow Architecture" Jun. 1991, IEEE.
Tomasulo; An Efficient Algorithm for Exploiting Multiple Arithmetic Units 1982.
Jourdan et al An Investigation of Performance of Various Instructions--Issue Buffer Topologies.
Patt et al. "Critical Issues Regarding HPS, A HIgh Performance Micro Architecture", 1985 IEEE.
Wallace et al. Design and Implementation of 100 MHz ReOrder Buffer, 1995 ITE.
Jourdan et al. "A High Out of Order Issue Symetric Superpipeline Super Scalar Microprocessor" 1994; IEEE.
Sohi, "Instruction Issue Logic for High Performance, Interruptible, Multiple Functional Unit, Pipelined Computers"; 1990; IEEE.
Picket, et al., "Enhanced Superscalar Hardware: The Schedule Table", Proceedings of the Supercomputing Conference, Portland, Nov. 15-19, 1993, Institute of Electrical and Electronics Engineers, pp. 636-644, XP000437401.
Diefendorff, et al., "Organization of the Motorola 88110 Superscalar Risc Microprocessor", IEEE Micro, vol. 12, No. 2, Apr. 1, 1992, pp. 40-63, XP000266192.
Intel, "Chapter 2: Microprocessor Architecture Overview," pp. 2-1 through 2-4.
Michael Slater, "AMD's K5 Designed to Outrun Pentium," Microprocessor Report, vol. 8, No. 14, Oct. 24, 1994, 7 pages.
Sebastian Rupley and John Clyman, "P6: The Next Step?," PC Magazine, Sep. 12, 1995, 16 pages.
Tom R. Halfhill, "AMD K6 Takes On Intel P6," BYTE, Jan. 1996, 4 pages.
Advanced Micro Devices , Inc.
Donaghue Larry D.
Kivlin B. Noel
Merkel Lawrence J.
LandOfFree
Functional unit with a pointer for mispredicted resolution, and does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Functional unit with a pointer for mispredicted resolution, and , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Functional unit with a pointer for mispredicted resolution, and will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-324534