Method and apparatus for predecoding variable byte-length instru

Details Method and apparatus for predecoding variable byte-length instru Method and apparatus for predecoding variable byte-length instru

1997-01-29

1998-10-13

Treat, William M.

39580023, G06F 938

Patent

active

058225587

ABSTRACT:
A superscalar microprocessor is provided that includes a predecode unit configured to predecode variable byte-length instructions prior to their storage within an instruction cache. The predecode unit is configured to generate a plurality of predecode bits for each instruction byte. The plurality of predecode bits associated with each instruction byte are collectively referred to as a predecode tag. An instruction alignment unit then uses the predecode tags to dispatch the variable byte-length instructions simultaneously to a plurality of decode units which form fixed issue positions within the superscalar microprocessor. With the information conveyed by the functional bits, the decode units can detect the exact locations of the opcode, displacement, immediate, register, and scale-index bytes. Accordingly, no serial scan by the decode units through the instruction bytes is needed. In addition, the functional bits allow the decode units to calculate linear addresses (via adder circuits) expeditiously for use by other subunits within the superscalar microprocessor. Accordingly, relatively fast decoding may be attained, and high performance may be accommodated.

REFERENCES:
patent: 4044338 (1977-08-01), Wolf
patent: 4453212 (1984-06-01), Gaither et al.
patent: 4502111 (1985-02-01), Riffe et al.
patent: 4807115 (1989-02-01), Torng
patent: 4858105 (1989-08-01), Kuriyama et al.
patent: 5101341 (1992-03-01), Circello et al.
patent: 5113515 (1992-05-01), Fite et al.
patent: 5129067 (1992-07-01), Johnson
patent: 5155820 (1992-10-01), Gibson
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5226130 (1993-07-01), Favor et al.
patent: 5233696 (1993-08-01), Suzuki
patent: 5313605 (1994-05-01), Huck et al.
patent: 5325494 (1994-06-01), Imai et al.
patent: 5337415 (1994-08-01), Delano et al.
patent: 5438668 (1995-08-01), Coon et al.
patent: 5450605 (1995-09-01), Grochowski et al.
patent: 5452427 (1995-09-01), Tobita
patent: 5488710 (1996-01-01), Sato et al.
patent: 5513330 (1996-04-01), Stiles
patent: 5557271 (1996-09-01), Rim et al.
patent: 5625787 (1997-04-01), Mahin et al.
patent: 5630082 (1997-05-01), Yao et al.
International Search Report For PCT/US96/11757 dated Mar. 7, 1997.
Intel, "Chapter 2: Microprocessor Architecture Overview," pp. 2-1 through 2-4.
Michael Slater, "AMD's K5 Designed to Outrun Pentium," Microprocessor Report, vol. 8, No. 14, Oct. 24, 1994, 7 pages.
Sebastian Rupley and John Clyman, "P6: The Next Step?," PC Magazine, Sep. 12, 1995, 16 pages.
Tom R. Halfhill, "AMD K6 Takes On Intel P6," BYTE, Jan. 1996, 4 pages.

Affiliated with

Also associated with

Rating

Method and apparatus for predecoding variable byte-length instru does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for predecoding variable byte-length instru, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for predecoding variable byte-length instru will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-324166