Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated... – Passive components in ics
Reexamination Certificate
2001-09-24
2004-05-04
Flynn, Nathan J. (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Integrated circuit structure with electrically isolated...
Passive components in ics
C257S528000, C257S532000, C257S535000, C257S534000, C257S621000, C438S329000
Reexamination Certificate
active
06730983
ABSTRACT:
CROSS REFERENCE TO RELATED APPLICATIONS
This application claims benefit of priority under 35 USC § 119 to Japanese patent application No. 2000-295823, filed on Sep. 28, 2000, the contents of which are incorporated by reference herein.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates generally to a spiral inductor serving as an inductance element spirally formed on a substrate, and a method for fabricating a semiconductor integrated circuit device having the same.
2. Related Background Art
As one of inductance function elements provided in a semiconductor integrated circuit device (which will be simply hereinafter referred to as an IC), there is a so-called plane spiral inductor. This is designed to obtain a required inductance with such a structure that a plane spiral wiring is formed on a substrate.
However, if a plane spiral inductor is actually formed on a substrate, there is a problem in that it is not possible to sufficiently suppress a coupling between the spiral wiring and the substrate, so that part of high-frequency energy escapes into the substrate, thereby lowering characteristics (Q-value) of the inductor.
Referring to the accompanying drawings, this problem will be described below in detail. Furthermore, the same reference numbers are given to the dame portion in the following drawings, and the descriptions thereof will be suitably omitted.
FIG. 19
is a plan view showing an example of a conventional spiral inductor, and
FIG. 20
is a sectional view of the spiral inductor taken along line A—A of FIG.
19
.
A spiral inductor
100
shown in
FIGS. 19 and 20
comprises: a substrate
1
having a dummy element
2
, which will be described later, on its surface; an extracting wiring
5
which is formed on the substrate
1
via insulating films
3
and
4
; a second layer wiring
7
which is formed on the substrate
1
via the extracting wiring
5
and an insulating film
6
; and a protective film
9
which is formed so as to cover the second layer wiring
7
. The extracting wiring
5
is formed in line by patterning using a photoresist. The second layer wiring
7
is formed so as to have a plane spiral shape by patterning using a photoresist. Of both end portions of the extracting wiring
5
, an end portion on the center side of the spiral inductor
100
is connected to an end portion of the second layer wiring
7
on the center side of the spiral, and an end portion of the extracting wiring
5
on the peripheral side of the spiral inductor
100
is connected to a circuit element (not shown) in an IC. The spiral outermost end portion of the second layer wiring
7
is also connected to another circuit element (not shown) in the IC. Thus, a high-frequency circuit is formed.
In the surface of the substrate
1
, an element isolating shallow groove is formed so that the remaining portions are protruding portions arranged in the form of islands. The top faces of these protruding portions form Si regions
2
about a few micrometers square. These Si regions
2
are called dummy elements. The shallow groove is filled with the insulating film
3
, so that an STI (Shallow Trench Insulator) structure is formed. The reason why such dummy elements
2
are provided in the surface of the substrate is as follows.
The above described element isolation based on the STI is the mainstream element isolating system at present. In this STI isolating process, after the insulating film
3
filled in the element isolating groove, planarization is carried out by the chemical and mechanical polishing (which will be simply hereinafter referred to as CMP) technique. However, in this planarization process, if a wide field region (of about one hundred &mgr;m or more) exists on the surface of the substrate, a phenomenon called dishing that only the region is scraped off is caused. In order to solve such a problem in the planarization process, a method for arranging dummy elements in the form of islands is adopted. In particular, when a relatively large inductance, e.g., an inductance of a few nH, is required, the size of the spiral inductor is a few hundreds &mgr;m square, so that it is necessary to arrange dummy elements to prevent dishing.
However, if the dummy elements are provided, there are two new problems as follows.
First, as shown in
FIG. 20
, the distance between the dummy element
2
and the inductor wiring portions
5
,
7
is shortened by a difference in level of the protruding portion, so that there is a problem in that part of high-frequency energy particularly passes through the dummy element
2
directly below the wiring to leak into the substrate
1
.
Second, in recent semiconductor fabricating processes, the surface of Si is generally silicidated in order to enhance the performance of an active element. At this time, the surface of the dummy element
2
in the lower portion of the inductor is also silicidated. This means that a layer having a very low resistance is formed directly below the inductor, so that there is a problem in that characteristics (Q-value) of the inductor deteriorate.
SUMMARY OF THE INVENTION
According to a first aspect of the invention, there is provided a spiral inductor comprising: a substrate; a protruding portion which is formed on the top face of the substrate and the top of which serves as a dummy element for controlling a chemical mechanical polishing process; and a conductive layer which is formed on the substrate so as to have a spiral shape and which serves as an induction element, wherein the protruding portion is formed in a region other than a region directly below the conductive layer.
According to a second aspect of the invention, there is provided a spiral inductor comprising: a substrate; a protruding portion which is formed on the top face of the substrate and the top of which serves as a dummy element for controlling a chemical mechanical polishing process; a conductive layer which is formed on the substrate so as to have a spiral shape and which serves as an induction element; and a protective film which is formed between the substrate and the conductive layer and prevents silicidation of the protruding portion.
According to a third aspect of the invention, there is provided a method for fabricating a semiconductor integrated circuit device comprising a substrate, and a spiral inductor which is formed on the substrate and which includes a spiral conductive layer serving as an induction element, the method comprising: forming an element isolating groove in the surface of the substrate so that a protruding portion is formed in a region other than the region in which the conductive layer is formed, the top of the protruding portion serving as a dummy element for controlling a chemical mechanical polishing process.
According to a fourth aspect of the invention, there is provided a method for fabricating a semiconductor integrated circuit device comprising a substrate, and a spiral inductor which is formed on the substrate so as to have a spiral shape and which includes a conductive layer serving as an induction element, the method comprising: forming an element isolating groove in the surface of the substrate so that a protruding portion is formed, the top thereof serving as a dummy element for controlling a chemical mechanical polishing process; depositing a protective film on the substrate; selectively removing the protective film in a region other than a region in which the induction element is to be formed, by patterning using a photoresist; and silicidating the surface of the substrate.
REFERENCES:
patent: 5742091 (1998-04-01), Hebert
patent: 5918121 (1999-06-01), Wen et al.
patent: 6075257 (2000-06-01), Song
patent: 10-321802 (1998-12-01), None
patent: 2000-040786 (2000-02-01), None
Flynn Nathan J.
Kabushiki Kaisha Toshiba
Mandala Jr. Victor A.
Oblon & Spivak, McClelland, Maier & Neustadt P.C.
LandOfFree
Semiconductor device with spiral inductor and method for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device with spiral inductor and method for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device with spiral inductor and method for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3235462