Content addressable memory with simultaneous write and...

Details Content addressable memory with simultaneous write and... Content addressable memory with simultaneous write and...

2002-06-05

2004-03-16

Elms, Richard (Department: 2824)

Static information storage and retrieval

Associative memories

Ferroelectric cell

C365S189070, C365S189040, C711S108000

Reexamination Certificate

active

06707693

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates generally to content addressable memory devices, and more particularly to error detection within content addressable memory devices.
BACKGROUND
Content addressable memory (CAM) devices are often used in network switching and routing applications to determine forwarding destinations for data packets. A CAM device can be instructed to compare a selected portion of an incoming packet, typically a destination field within the packet header, with data values, called CAM words, stored in an associative storage array within the CAM device. If the destination field matches a CAM word, the CAM device records a CAM index that identifies the location of the matching CAM word within the storage array, and asserts a match flag to signal the match. The CAM index is then typically used to index another storage array, either within or separate from the CAM device, to retrieve a destination address or other routing information for the packet.
Any corruption of CAM words stored within a CAM device (e.g., due to alpha particle bombardment or failure of a storage cell within the CAM device) may result in a false match
on-match determination and ultimately in non-delivery of packets or delivery of packets to an incorrect destination. While it is known to store parity information in the CAM device for error detection purposes, the parity information is generally used to detect errors only when a host device instructs the CAM device to perform a read operation (i.e., output a CAM word). That is, parity checking is not performed during a typical compare operation because the CAM word is usually not read during such an operation. Moreover, any interruption of the normal operation of the CAM device, for example to read CAM words for error detection purposes, reduces the number of timing cycles available for compare operations, effectively lowering the compare bandwidth of the CAM device.


REFERENCES:
patent: 4112502 (1978-09-01), Sheuneman
patent: 4747080 (1988-05-01), Yamada
patent: 5491703 (1996-02-01), Barnaby et al.
patent: 5796758 (1998-08-01), Levitan
patent: 5872802 (1999-02-01), Knaack et al.
patent: 6154384 (2000-11-01), Nataraj et al.
patent: 6199140 (2001-03-01), Srinivasan et al.
patent: 6243281 (2001-06-01), Pereira
patent: 6310880 (2001-10-01), Waller
patent: 6339539 (2002-01-01), Gibson et al.
patent: 6430074 (2002-08-01), Srinivasan
patent: 6597594 (2003-07-01), Waller
patent: 2001/0005876 (2001-06-01), Srinvasan et al.
“Error Correction with Hamming Codes,” pp. 1-2 downloaded Jun. 22, 2001 from URL http://www.rad.com
etworks/1994/err_con/hamming.htm.

Affiliated with

No affiliations

Also associated with

Rating

Content addressable memory with simultaneous write and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Content addressable memory with simultaneous write and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Content addressable memory with simultaneous write and... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3234947