Semiconductor device manufacturing: process – Making passive device – Resistor
Reexamination Certificate
2002-08-26
2004-03-23
Tsai, Jey (Department: 2812)
Semiconductor device manufacturing: process
Making passive device
Resistor
C438S385000
Reexamination Certificate
active
06709943
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to the field of silicon integrated circuits and integrated circuit fabrication, and more particularly, to the formation of resistive circuit elements within the silicon substrate having optimized temperature dependence.
2. Prior Art
Over the last twenty years, there have been numerous patents related to resistor elements for integrated circuits. Most of this work pertains to resistors formed in poly silicon. A subset of this work relates to the reduction of temperature dependence of these resistor elements. Since the issues of temperature variability in poly silicon resistors is different than for resistors implanted and/or diffused in crystalline silicon, these prior art patents are not relevant to the present invention.
For implanted or diffused resistors, most of the prior art patents date back to the 1970's and even earlier. These older patents discuss techniques for reducing the temperature dependence of implanted resistors. These techniques include varying anneal temperatures, different dopant compensation schemes, neutral species implants, and others. Most of the preferred implementations use p-type resistors in n-type substrates, since PMOS was the dominant integrated circuit technology in the early 1970's. Patents have not been found that address the reduction of temperature dependence by simply adjusting the n-type (phosphorus or arsenic) implant dose. Patents of background interest include U.S. Pat. No. 3,829,890 issued Aug. 13, 1974, “Ion Implanted Resistor and Method,” U.S. Pat. No. 3,683,306 issued Aug. 8, 1972, “Temperature Compensated Semiconductor Resistor Containing Neutral Inactive Impurities,” U.S. Pat. No. 3,548,269 issued Dec. 15, 1970, “Resistive Layer Semiconductor Device” and U.S. Pat. No. 3,491,325 issued Jan. 20, 1970, “Temperature Compensation for Semiconductor Devices.”
In modern technologies, both CMOS and Bipolar, precision resistors are usually formed in poly silicon or, occasionally, by use of specialized metal films. These types of resistors are well isolated from the silicon substrate, resulting in low capacitance and good immunity from substrate bias.
Implanted bulk resistors are still used because of the relative process simplicity and typically superior matching characteristics. Often, implants that are already in the process are used to make a “free” resistor. In the case where specialized resistor implants are added to the process, the implant dose is chosen to provide a reasonable sheet resistance, temperature dependence and process control within the existing process. It has not been recognized that the temperature dependence can be optimized while still maintaining sheet resistance values that are still within a desirable range.
BRIEF SUMMARY OF THE INVENTION
N-type implanted resistors are formed within a conventional CMOS process with highly desirable sheet resistance (a few hundred ohms per square) and optimized temperature dependence: as little as 2% total variation across the industrial temperature range of −40 C to +85 C. This is achieved by only varying the dose of the resistor implant, with no specialized thermal cycles being used to activate the implanted resistor. Instead, the highly desirable sheet resistance and excellent temperature dependence are obtained using the existing thermal steps within a conventional CMOS process. Superior results are achieved using arsenic implantation as opposed to phosphorus implantation.
REFERENCES:
patent: 3491325 (1970-01-01), Hu
patent: 3548269 (1970-12-01), MacDougall et al.
patent: 3683306 (1972-08-01), Bulthuis et al.
patent: 3829890 (1974-08-01), Perloff et al.
patent: 6255185 (2001-07-01), Coolbaugh et al.
Liu Chun-Mai
Voorde Paul Vande
Tsai Jey
Winbond Electronics Corporation
LandOfFree
Method of forming semiconductor diffused resistors with... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming semiconductor diffused resistors with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming semiconductor diffused resistors with... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3231312