Active solid-state devices (e.g. – transistors – solid-state diode – Heterojunction device
Reexamination Certificate
2001-08-01
2004-01-20
Nelms, David (Department: 2818)
Active solid-state devices (e.g., transistors, solid-state diode
Heterojunction device
C257S184000, C257S189000, C257S192000, C257S200000, C438S046000, C438S048000, C438S060000, C438S093000, C438S285000, C438S590000
Reexamination Certificate
active
06680495
ABSTRACT:
BACKGROUND OF THE INVENTION
The invention relates to a monolithic optoelectronic integrated circuit (OEIC) formed on a Si substrate, based on optically-active semiconductor material embedded in a Si wafer such that the entire wafer can be processed using traditional Si CMOS tools to create the OEIC.
It has been a long-standing desire of the microelectronics and telecommunications industries to combine optoelectronic components with Si circuitry. Adding optoelectronic functionality to standard Si integrated circuits (ICs) would enable a tremendous range of new applications and devices, such as on-chip optical communication (enabling optical clock timing for high speed processors), inter-chip optical communication links (optical interconnects), and more efficient and compact optical transceivers for data communications and telecommunications.
Although hybrid integration of optical components with Si ICs provides a possible solution, this is not the preferred solution. True monolithic integration of optoelectronics with Si circuitry is far superior to hybrid integration for several reasons. Monolithic integration yields more compact devices (and therefore higher device integration densities); lower packaging costs since wire bonds or flip-chip bonds between the optoelectronic component and Si IC necessary in hybrid integration schemes are eliminated; lower processing costs since the entire device can be processed using standard Si CMOS techniques; and improved device characteristics in applications where hybrid integration yields undesirable electrical parasitics.
It is therefore desirable to create a truly monolithic structure containing both optoelectronic functionality and Si CMOS circuitry. However, an intrinsic problem with integrating optoelectronic functionality into Si chips is that Si itself is not a good optoelectronic material as it neither emits nor detects light efficiently. Therefore, the optically active material integrated with the Si CMOS circuitry must be something other than Si, such as Ge, SiGe, GaAs, InP, AlGaAs, InGaAs, InGaAsP, or any other optically active group IV or III-V semiconductor material. Due to the large lattice mismatch and thermal expansion coefficient mismatch between these materials and Si, monolithically integrated devices created until now have been performance limited by the resulting crystalline defects (specifically threading dislocations) from epitaxy. However, recent progress in defect filtering schemes, such as graded buffer layers or selective epitaxial growth and epitaxial lateral overgrowth, has overcome this problem and enabled the creation of lattice-mismatched epitaxial layers of suitable quality for optoelectronic devices, such as photodetectors, light emitting diodes (LEDs), and lasers.
A major limitation of monolithic optoelectronic integrated circuits created until now has been the requirement that all Si CMOS processing steps be fully completed before integration of the optically active material. This requirement has existed because Si CMOS processing tools cannot be exposed to any other materials due to contamination concerns.
SUMMARY OF THE INVENTION
It is therefore an object of the invention to provide an epitaxial structure in which an optically active material is embedded within Si such that the entire wafer can be processed using traditional Si CMOS tools to yield a true monolithic optoelectronic integrated circuit.
The invention provides a structure in which the optically active layer is embedded in a Si wafer, such that the outermost epitaxial layer exposed to the CMOS processing equipment is always Si (or another CMOS-compatible material such as SiO
2
). Since the optoelectronic layer is completely surrounded by Si, the wafer is fully compatible with standard Si CMOS manufacturing. Therefore, all of the manufacturing and cost benefits associated with Si CMOS processing are fully realized by the invention.
It is important to note that embedding the optoelectronic layer in Si does not prevent transmission of optical signals between the OEIC and an external waveguide (such as an optical fiber) or free space. Specifically, for wavelengths of light longer than the bandgap of Si (1.1 &mgr;m), Si is completely transparent and therefore optical signals can be transmitted between the embedded optoelectronic layer and an external waveguide using either normal incidence (through the Si substrate or top Si cap layer) or in-plane incidence (edge coupling). This provides tremendous flexibility in designing an OEIC used for the typical telecommunications wavelengths of 1.3 and 1.55 &mgr;m. Additionally, even wavelengths shorter than the bandgap of Si can be coupled in and out of the embedded optoelectronic layer. This is because the top Si cap layer can be made thin enough that it is only minimally absorbing at other commonly used wavelengths, such as 980 or 850 nm. Alternatively, edge coupling could be used for these wavelengths. This flexibility facilitates design of complex system-on-a-chip structures where multiple wavelengths and/or multiple optical in/out connections are required.
REFERENCES:
patent: 4370510 (1983-01-01), Stirn
patent: 4774205 (1988-09-01), Choi et al.
patent: 4888302 (1989-12-01), Ramesh
patent: 4897367 (1990-01-01), Ogassawara
patent: 4959694 (1990-09-01), Gell
patent: 5013681 (1991-05-01), Godbey et al.
patent: 5068695 (1991-11-01), Mooney et al.
patent: 5102812 (1992-04-01), Caneau et al.
patent: 5207864 (1993-05-01), Bhat et al.
patent: 5221413 (1993-06-01), Brasen et al.
patent: 5314107 (1994-05-01), d'Aragona et al.
patent: 5346848 (1994-09-01), Grupen-Shemansky et al.
patent: 5401983 (1995-03-01), Jokerst et al.
patent: 5461243 (1995-10-01), Ek et al.
patent: 5472907 (1995-12-01), Binsma et al.
patent: 5528054 (1996-06-01), Ipposhi et al.
patent: 5534713 (1996-07-01), Ismail et al.
patent: 5726462 (1998-03-01), Spahn et al.
patent: 5780875 (1998-07-01), Tsuji et al.
patent: 5783839 (1998-07-01), Morikawa et al.
patent: 5805755 (1998-09-01), Amersfoort et al.
patent: 5906951 (1999-05-01), Chu et al.
patent: 5937274 (1999-08-01), Kondow et al.
patent: 5966622 (1999-10-01), Levine et al.
patent: 6059895 (2000-05-01), Chu et al.
patent: 6066513 (2000-05-01), Pogge et al.
patent: 6107653 (2000-08-01), Fitzgerald
patent: 6136667 (2000-10-01), Hui et al.
patent: 6151347 (2000-11-01), Noel et al.
patent: 6191006 (2001-02-01), Mori
patent: 6225192 (2001-05-01), Aspar et al.
patent: 6232138 (2001-05-01), Fitzgerald et al.
patent: 6291321 (2001-09-01), Fitzgerald
patent: 6307242 (2001-10-01), Sugiyama
patent: 6323108 (2001-11-01), Kub et al.
patent: 6346453 (2002-02-01), Kovacic et al.
patent: 6392257 (2002-05-01), Ramdani et al.
patent: 2335792 (1999-09-01), None
patent: 02306680 (1990-12-01), None
patent: WO 98/59365 (1998-12-01), None
Fathollahnejad et al., “The integration of GaAs vertical-cavity surface emitting lasers onto silicon circuitry,” IEEE/Cornell Conference on Advanced Concepts in Ithaca, NY (1995) pp. 373-381.
Wada et al., “Room-Temperature Photo-Pumped Operation of 1.58 &mgr;m Vertical-Cavity Lasers Fabricated in Si Substrates Using Wafer Bonding,”IEEE Photonics Technology Letters, vol. 8, No. 11 (Nov. 11, 1996) pp. 1426-1428.
Matsuo et al., “Use of polyimide bonding for hybrid integration of a vertical cavity surface emitting laser on a silicon substrate,”Electronic Letters, vol. 33, No. 13 (Jun. 19, 1997) pp. 1148-1149.
International Search Report for International Patent Application No. PCT/US01/24075 dated Mar. 21, 2003.
Preliminary Examination Report for International Patent Application No. PCT/US01/24075 dated Jun. 17, 2003.
Nakahara et al., “High-Sensitivity 1 Gbit/s CMOS Receiver Integrated with GaAs-or InGaAs-Photodiode by Wafer-Bonding,”Electronics Letters, vol. 37, No. 12, Jun. 7, 2001, pp. 781-783.
Corbett et al., “Low-Stress Hybridisation of Emitters, Detectors and Driver Circuitry on a Silicon Motherboard for Optoelectronic Interconnect Architecture,”Materials Science in Semiconductor Processing, vol. 3, No. 5-6, 2000, pp. 449-453.
London et al., “Preparation of Silicon-o
AmberWave Systems Corporation
Huynh Andy
Nelms David
Testa Hurwitz & Thibeault LLP
LandOfFree
Silicon wafer with embedded optoelectronic material for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Silicon wafer with embedded optoelectronic material for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Silicon wafer with embedded optoelectronic material for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3231188