Data processing: vehicles – navigation – and relative location – Vehicle control – guidance – operation – or indication – With indicator or control of power plant
Reexamination Certificate
2001-07-20
2004-04-06
Vo, Hieu T. (Department: 3747)
Data processing: vehicles, navigation, and relative location
Vehicle control, guidance, operation, or indication
With indicator or control of power plant
C710S008000, C701S029000, C701S045000
Reexamination Certificate
active
06718257
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to a method and a device having a processor module for controlling operating sequences, in particular in an engine control unit in a motor vehicle, peripheral elements being selected or driven to control the operating sequences.
BACKGROUND INFORMATION
To select or address peripheral elements, in particular bus devices in a bus system, processor modules, controllers in particular, make a plurality of selection interfaces or select lines available so that one peripheral element or bus device can be addressed with each select line. A bus device is thus selected or addressed by activation of its respective select line. The number of possible bus devices or peripheral elements that can be addressed by the processor module is thus limited, the limit being determined by the number of select lines or select signals made available by the processor module.
To expand the number of bus devices, a code is generated from a number of select signals. This code must then be decoded again by additional hardware, usually a decoder module. The required decoder logic unit entails an increased complexity in terms of circuitry, leading to higher costs and greater space requirements for the circuitboard.
Use of such a decoder logic unit is described in the article “EPROM decoder for device selection” by K. J. Whiteley in the technical journal
Electronic Engineering
, volume 58, number 714, page 36, of June 1986. Usually a number of TTL modules will be hardwired as the decoder logic to represent the select function. This article describes selection or control of individual peripheral modules by an EPROM. If the number of select outputs or select interfaces of the EPROM is too low in comparison with the number of peripheral modules to be controlled, the selection options are expanded with the help of a decoder module, namely a 4:16 decoder here, which is connected in between. Thus, by using the decoder module, more than the maximum possible number of peripheral modules can be selected or driven via the EPROM.
The design of such address decoding using TTL modules is also described in the technical book
PC
-
gesteuerte Messtechnik
[PC-controlled measurement technology] by Klaus Dembowsky of 1993, published by Markt&Technik Buch- und Softwareverlag GmbH & Co. under ISBN No. 3-87791-516-7. The design of decoder circuits using logic modules, TTL modules, comparator modules or PAL (programmable array logic) modules is described on pages 58 through 65.
Here again, the required decoder logic means more complex circuitry, leading to higher costs and more space required for the circuitboard.
This complex circuitry is to be avoided according to the present invention.
SUMMARY OF THE INVENTION
The present invention is based on a method and a device having a processor module for controlling operating sequences, in particular in an engine control unit in a motor vehicle. Peripheral elements here are selected by a processor module having a predetermined number of select interfaces by select signals output over these select interfaces, the peripheral elements also transmitting instructions or commands and/or data over at least one information interface of the processor module.
Advantageously, selection identifiers are assigned to the instructions and transmitted together with them. The peripheral element or elements are thus selected by a select signal and the selection identifier. It is advantageous that this makes it possible to expand the number of peripheral elements that can be controlled or addressed, in particular bus devices, without requiring any additional hardware. Thus, for example, an SPI (serial peripheral interface) bus as well as other comparable bus systems can be expediently expanded without any increased cost or increased circuit complexity.
Thus, a plurality of peripheral elements can preferably be connected to one select interface of the processor module and nevertheless be selected or addressed individually, the peripheral elements connected to the same select interface preferably being different from one another.
The selection identifier and the instruction can be transmitted to advantage in digital form as an entity composed of individual binary signals (bits), the selection identifier replacing a portion of the bits of the instruction having a predetermined bit length so that the transmitted selection identifier and instruction as an entity have the same number of bits as the instruction alone previously.
As an advantageous refinement, if the same number of instructions or commands should also be available after allocation of the selection identifier, the number of bits in the entity of the selection identifier and instruction is increased by the number of bits in the selection identifier. For example, if the command or instruction is transmitted in a data frame, the data frame is thus enlarged or the bit content of the frame is increased.
It is thus possible in an advantageous manner to select or address a greater number of peripheral elements or bus devices than would correspond to the number of select interfaces of the processor module by expanding the bus instruction words or bus command words by one or more select bits, so the number of possible bus devices, i.e., peripheral elements, is increased without any additional hardware.
REFERENCES:
patent: 4360870 (1982-11-01), McVey
patent: 4982714 (1991-01-01), Takahashi et al.
patent: 5477141 (1995-12-01), Nather et al.
patent: 5954804 (1999-09-01), Farmwald et al.
patent: 6067302 (2000-05-01), Tozuka
patent: 6070114 (2000-05-01), Fendt et al.
patent: 196 09 883 (1997-10-01), None
patent: 197 52 031 (1999-05-01), None
patent: 0 733 976 (1996-09-01), None
patent: 2 264 576 (1993-09-01), None
patent: 10-97463 (1998-04-01), None
K. J. Whiteley,EPROM Decoder for Device Selection, Electronic Engineering, Jun. 1986, vol. 58, No. 714, p. 36.
Klaus Dembowsky,PC-gesteuerte Messtechnik[PC-controlled measurement technology] Markt&Technik Buch -und Softwareverlag GmbH & Co., 1993, ISBN No. 3-87791-516-7.
Robert Brawner, “Expanding the I/O Facilities of the 8051 Microcomputer”, Electronics, Nov. 1983, 162-163.
“Programmable Identification For I/O Devices”, IBM Technical Disclosure Bulletin, Aug. 1979, 882-883.
“Method For Address Decode For Input/Output Devices”, IBM Technical Disclosure Bulletin, Jan. 1989, 202-203.
Aue Axel
Kirschner Manfred
Leibbrand Beate
Zimmermann Christian
LandOfFree
Method and device for controlling operating sequences does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and device for controlling operating sequences, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and device for controlling operating sequences will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3220254