Static information storage and retrieval – Format or disposition of elements
Reexamination Certificate
2002-06-27
2004-07-27
Phan, Trong (Department: 2818)
Static information storage and retrieval
Format or disposition of elements
C365S053000, C365S185050
Reexamination Certificate
active
06768661
ABSTRACT:
BACKGROUND
This invention relates to solid-state integrated circuit memories, and in particular to improved solid-state integrated circuit memories that provide multiple models of operation.
Modern computing systems often include both read-only memory for boot up or archiving purposes and re-writable memory such as DRAM, flash, and magnetic disks. Typically, read-only memories are built and packaged separately from re-writable memories, and this increases system cost and complicates system assembly.
SUMMARY
By way of general introduction, the preferred embodiments described below relate to a multiple mode memory that includes both field-programmable write-once memory cells and field-programmable re-writable memory cells carried by the same integrated circuit substrate and addressed by the same I/O circuitry. In one non-limiting example, the multiple-mode memory is a three-dimensional memory having multiple, vertically-stacked layers of memory cells. Some of these layers include the write-once memory cells and others of the layers include the re-writable memory cells. In this way, both types of memory are provided on a single integrated circuit substrate. This reduces manufacturing cost and simplifies assembly of a computer system employing both types of memory cells. Additional types and numbers of types of memory cells can be used.
The foregoing sections have been provided by way of general introduction, and they are not intended to narrow the scope of the following claims.
REFERENCES:
patent: 5029125 (1991-07-01), Sciupac
patent: 5249282 (1993-09-01), Segers
patent: 5285323 (1994-02-01), Hetherington et al.
patent: 5515333 (1996-05-01), Fujita et al.
patent: 5561622 (1996-10-01), Bertin et al.
patent: 5699317 (1997-12-01), Sartore et al.
patent: 5721862 (1998-02-01), Sartore et al.
patent: 5812418 (1998-09-01), Lattimore et al.
patent: 5818748 (1998-10-01), Bertin et al.
patent: 5835396 (1998-11-01), Zhang
patent: 5856221 (1999-01-01), Clementi et al.
patent: 5889694 (1999-03-01), Shepard
patent: 5911104 (1999-06-01), Smayling et al.
patent: 6034882 (2000-03-01), Johnson et al.
patent: 6104628 (2000-08-01), Sugibayashi
patent: 6124157 (2000-09-01), Rahim
patent: 6131140 (2000-10-01), Rodgers et al.
patent: 6185122 (2001-02-01), Johnson et al.
patent: 6207991 (2001-03-01), Rahim
patent: 6208545 (2001-03-01), Leedy
patent: 6259132 (2001-07-01), Pio
patent: 6263398 (2001-07-01), Taylor et al.
patent: 6266272 (2001-07-01), Kirihata et al.
patent: 6324093 (2001-11-01), Perner et al.
patent: 6378118 (2002-04-01), Sugibayashi
patent: 6420215 (2002-07-01), Knall et al.
patent: 6424581 (2002-07-01), Bosch et al.
patent: 6515888 (2003-02-01), Johnson et al.
patent: 6515923 (2003-02-01), Cleeves
patent: 6545891 (2003-04-01), Tringali et al.
patent: 6545898 (2003-04-01), Scheuerlein
“MultiMediaCard System Specification Version 2.2 Official Release,” pp. 10, 12, and 14, Jan. 2000.
“A 10ns Read and Write Non-Volatile Memory Array Using a Magnetic Tunnel Junction and FET Switch in each Cell,” Scheuerlein et al., ISSCC 2000/Session 7/TD: Emerging Memory & Device Technologies/PAper TA 7.2, 4 pages, Feb. 8, 2000.
“A 125mm2/Gb NAND Flash Memory with 10MB/s Program Throughput,” Nakamura et al., ISSCC 2002/Session 6/SRAM and Non-Volatile Memories/6.4, 10 pages (Dec. 4, 2002).
“Three-Dimensional Memory Array and Method of Fabrication,” Johan Knall, U.S. app. Ser. No. 09/560,626 filed Apr. 28, 2002.
“Method for Deleting Stored Digital Data from Write-Once Memory Device,” Christopher S. Moore, Derek J. Bosch, Daniel C. Steere, J. James Tringali, U.S. patent application Ser. No. 09/638,439 filed Aug. 14, 2002.
“Memory Device with Row and Column Decoder Circuits Arranged in a Checkerboard Pattern under a Plurality of Memory Arrays,” Roy E. Scheuerlein, U.S. patent application Ser. No. 09/896,814 filed Jun. 29, 2001.
“Memory Devices and Methods for Use Therewith,” Roger W. March, Christopher S. Moore, Daniel Brown, Thomas H. Lee, Mark G. Johnson, U.S. patent application Ser. No. 09/748,589 filed Dec. 22, 2000.
“Method for Reading Data in a Write-Once Memory Device Using a Write-Many File System,” Christopher S. Moore, J. James Tringali, Roger W. March James E. Schneider, Derek J. Bosch, Daniel C. Steere, U.S. patent application Ser. No. 09/878,138 file Jun. 8, 2001.
“Method for Re-Directing Data Traffic in a Write-Once Memory,” J. James Tringali, Christopher S. Moore, Roger W. March, James E., Schneider, Derek J. Bosch, Daniel C. Steere, U.S. Patent Application Ser. No. 09/877,691 filed Jun. 8, 2001.
“Memory Device and Method for Storing and Reading Data in a Write-Once Memory Array,” Christopher S. Moore, James E. Schneider, J. James Tringali, Roger W. March, U.S. Patent Application Ser. No. 09/877,719 filed Jun. 8, 2001.
“Memory Device and Method for Storing and Reading a File System Structure in a Write-Once Memory Array,” Christopher S. Moore, James E. Schneider, J. James Tringali, Roger W. Mar., U.S. Patent Application Ser. No. 09/877,719 filed Jun. 8, 2001.
“Modular Memory Devicee,” J. James Tringali, P. Michael Farmwald, Thomas H. Lee, Mark G. Johnson, Derek J. Bosch, U.S. patent application Ser. No. 09/638,334 filed Aug. 14, 2000.
“Low-Cost Three-Dimensional Memory Array,” Mark G. Johnson, Thomas H. Lee, Vivek Subramanian, P. Michael Farmwald, N. Johan Knall, U.S. patent application Ser. No. 09/928,969 filed Aug. 13, 2001.
International Search Report fro PCT/US03/19382, Dec. 5, 2003 (1 page).
Moore Christopher S.
Vyvoda Michael A.
Brinks Hofer Gilson & Lione
Matrix Semiconductor Inc.
Phan Trong
LandOfFree
Multiple-mode memory and method for forming same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiple-mode memory and method for forming same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple-mode memory and method for forming same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3195414