Network switch memory interface configuration

Details Network switch memory interface configuration Network switch memory interface configuration

2000-03-17

2004-03-16

Pham, Chi (Department: 2667)

Multiplex communications

Pathfinding or routing

Switching a message which includes an address header

C370S422000

Reexamination Certificate

active

06707818

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The invention relates to a method and apparatus for high performance switching of data packets in local area communications networks such as token ring, ATM, Ethernet, fast Ethernet, and gigabit Ethernet environments, all of which are generally known as LANs. In particular, the invention relates to a new switching architecture in an integrated, modular, single chip solution, which can be implemented on a semiconductor substrate such as a silicon chip.
2. Description of the Related Art
The present invention advances network switching technology in a switch suitable for use in Ethernet, fast Ethernet, gigabit Ethernet, and other types of network environments which require high performance switching of data packets or data cells. A switch utilizing the disclosed elements, and a system performing the disclosed steps, provides cost and operational advantages over the prior art.
SUMMARY OF THE INVENTION
The present invention is directed to a switch-on-chip solution for a network switch, capable of use at least on ethernet, fast ethernet, and gigabit ethernet systems, wherein all of the switching hardware is disposed on a single microchip. The present invention is configured to maximize the ability of packet-forwarding at linespeed, and to also provide a modular configuration wherein a plurality of separate modules are configured on a common chip, and wherein individual design changes to particular modules do not affect the relationship of that particular module to other modules in the system.
Specifically, the present invention is related to a network switch for network communications where the network switch includes a first data port interface, wherein the first data port interface supports a plurality of data ports for transmitting and receiving data at a first data rate. The network switch also includes a second data port interface, wherein the second data port interface supports a plurality of data ports for transmitting and receiving data at a second data rate, along with a third data port interface for transmitting and receiving data at a third data rate. A CPU interface is provided and configured to communicate with a CPU. The switch includes a first internal memory communicating with the first data port interface, the second data port interface, and the third data port interface. A first memory management unit having an external memory interface for communicating data from at least one of the first data port interfaces and the second data port interface to and from an external memory is also provided. A second internal memory is provided, the second internal memory communicating with the third data port interface. A second memory management unit is provided and used to control access to and from the second internal memory. A communication channel is provided for communicating data and messaging information between the first data port interface, the second data port interface, the third data port interface, the first internal memory, and the first memory management unit. The first memory management unit directs data from one of the first data ports, the second data ports, and the third data ports to one of the internal memory and the external memory interfaces according to a predetermined algorithm.


REFERENCES:
patent: 5423015 (1995-06-01), Chung
patent: 5473607 (1995-12-01), Hausman et al.
patent: 5787084 (1998-07-01), Hoang et al.
patent: 5909686 (1999-06-01), Muller et al.
patent: 6021132 (2000-02-01), Muller et al.
patent: 6052738 (2000-04-01), Muller et al.
patent: 6226292 (2001-05-01), DiPlacido
patent: 6246680 (2001-06-01), Muller et al.
patent: 6424621 (2002-07-01), Ramaswamy et al.
patent: WO99/00938 (1999-01-01), None
patent: WO99/00939 (1999-01-01), None
patent: WO99/00944 (1999-01-01), None
patent: WO99/00945 (1999-01-01), None
patent: WO99/00948 (1999-01-01), None
patent: WO99/00949 (1999-01-01), None
patent: WO99/00950 (1999-01-01), None

Affiliated with

Also associated with

Rating

Network switch memory interface configuration does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Network switch memory interface configuration, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Network switch memory interface configuration will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3191042