Electricity: electrical systems and devices – Safety and protection of systems and devices – Load shunting by fault responsive means
Reissue Patent
2000-02-02
2003-02-11
Leja, Ronald W. (Department: 2836)
Electricity: electrical systems and devices
Safety and protection of systems and devices
Load shunting by fault responsive means
C361S111000, C361S220000
Reissue Patent
active
RE037982
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates to an integrated circuit, more particularly to a method for preventing electrostatic discharge failure in an integrated circuit package.
2. Description of the Related Art
The trend of very large-scale integrated (VLSI) circuit packages is toward smaller dimension and higher density. Also, VLSI circuit packages make rapid progress to high pin counts and narrow pin pitch with increasing input/output signals by the trend of higher integrated function. With the increasing of pin count, the possibility of suffer from electrostatic discharge (ESD) failure, which is due to electrostatic discharge stressing of the non-wired pin of the integrated circuit package, is increasing. Therefore, the ESD is considered a major reliability threat to integrated circuit technologies. However, little attention has been paid to the destruction mechanism of non-wired pin so far. Thus, there is a need to provide a method which can prevent electrostatic discharge failure in an integrated circuit package.
SUMMARY OF THE INVENTION
The main objective of the present invention is to provide a method of preventing electrostatic discharge failure in an integrated circuit package.
According to the present invention, a method is provided for preventing electrostatic discharge failure in an integrated circuit package. The integrated circuit package includes a semiconductor chip, bonding pads on the semiconductor chip, a metal lead frame contacting electrically with the semiconductor chip, a plurality of wired pins wire-bonded respectively to the bonding pads, and at least one non-wired pin. The electrostatic discharge failure is due to electrostatic discharge stressing of the non-wired pin. The method comprises the step of wire-bonding the non-wired pin to the metal lead frame.
REFERENCES:
patent: 4819047 (1989-04-01), Gilfeather et al.
patent: 4870530 (1989-09-01), Hurst et al.
patent: 4878145 (1989-10-01), Lace
patent: 5012317 (1991-04-01), Rountre
patent: 5034845 (1991-07-01), Murakami
patent: 5159518 (1992-10-01), Roy
patent: 5515225 (1996-05-01), Gens et al.
patent: 5712753 (1998-01-01), Yeh et al.
patent: 5818086 (1998-10-01), Lin et al.
patent: 5869870 (1999-02-01), Lin
patent: 5978197 (1999-11-01), Chan
patent: 6025631 (2000-02-01), Lin
patent: 6043539 (2000-03-01), Sugasawara
patent: 6107681 (2000-08-01), Lin
Fish & Richardson P.C.
Leja Ronald W.
Winbond Electronics Corp.
LandOfFree
Method for preventing electrostatic discharge failure in an... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for preventing electrostatic discharge failure in an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for preventing electrostatic discharge failure in an... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3181038