Dequeuing logic architecture and operation in a multiport...

Details Dequeuing logic architecture and operation in a multiport... Dequeuing logic architecture and operation in a multiport...

1999-03-31

2003-02-04

Vincent, David (Department: 2732)

Multiplex communications

Pathfinding or routing

Switching a message which includes an address header

C370S395700

Reexamination Certificate

active

06515990

ABSTRACT:

FIELD OF THE INVENTION
This invention relates to data communication systems, and more particularly, to an architecture and method of operating dequeuing logic of a multiport communication switch.
BACKGROUND ART
A multiport communication switch may be provided in a data communication network to enable data communication between multiple network stations connected to various ports of the switch. A logical connection may be created between receive ports and transmit ports of the switch to forward received data packets, e.g., frame data, to appropriate destinations. Based on frame headers, a frame forwarding arrangement selectively transfers received frame data (packet data) to a destination station.
Data packets received at a receive port of the communication switch are transferred to an external memory and subsequently retrieved and transferred to a transmit queue for transmission from a respective transmit port of the switch. Dequeuing logic corresponding to each transmit port is responsible for transferring frame data from the external memory to the respective transmit queue of the corresponding transmit port. Conventional architecture and operation of the dequeuing logic do not fully utilize the bandwidth of the external memory which results in a dequeuing process which is relatively slow, decreasing operational performance of the switch. Thus, there is a need to provide architecture and operation of the dequeuing logic which fully utilizes the bandwidth of the external memory in order to speed up the dequeuing process and increase operational performance of the switch.
DISCLOSURE OF THE INVENTION
The invention provides a novel multiport data communication system for switching data packets between ports and comprises a plurality of receive ports for receiving data packets, a memory storing the received data packets, a plurality of transmit ports for transmitting data packets, each transmit port having a transmit queue storing data packets to be transmitted from the respective port, a plurality of queues, each corresponding to a respective transmit port and storing indicators of where the data packets are stored in the memory, and a plurality of logic circuitry corresponding to the plurality of transmit ports. Each logic circuitry performs each of the operations of reading respective frame pointers from the plurality of queues, reading the respective data packets corresponding to the respective frame pointers from the memory, and writing each read data packet to the corresponding transmit queue in a pipeline manner.
The invention provides also, in a multiport data communication system having a plurality of receive ports for receiving data packets, a memory storing the received data packets, a plurality of transmit ports for transmitting data packets, each transmit port having a transmit queue storing data packets to be transmitted from the respective port, a plurality of queues, each corresponding to a respective transmit port and storing indicators of where the data packets are stored in the memory, and a plurality of logic circuitry corresponding to the plurality of transmit ports, a method of operating each logic circuitry comprising reading respective frame pointers from the plurality of queues, reading the respective data packets corresponding to the respective frame pointers from the memory, and writing each read data packet to the corresponding transmit queue, all carried out in a pipeline manner.


REFERENCES:
patent: 5515376 (1996-05-01), Murthy et al.
patent: 5933385 (1999-08-01), Jiang et al.
patent: 6061351 (2000-05-01), Erimli et al.
patent: 6151316 (2000-11-01), Crayford et al.
patent: 6157623 (2000-12-01), Kerstein
patent: 6167054 (2000-12-01), Simmons et al.
patent: 6175902 (2001-01-01), Runaldue et al.
patent: 6192028 (2001-02-01), Simmons et al.
patent: 6233244 (2001-05-01), Runaldue et al.
patent: 6269098 (2001-07-01), Crayford
patent: 6335935 (2002-01-01), Kadambi et al.
patent: 6335938 (2002-01-01), Chiang et al.
patent: 6356551 (2002-03-01), Egbert
patent: 6393028 (2002-05-01), Leung

Affiliated with

Also associated with

Rating

Dequeuing logic architecture and operation in a multiport... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dequeuing logic architecture and operation in a multiport..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dequeuing logic architecture and operation in a multiport... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3165858