Static information storage and retrieval – Addressing – Sync/clocking
Reexamination Certificate
2003-02-06
2003-11-25
Nguyen, Viet Q. (Department: 2818)
Static information storage and retrieval
Addressing
Sync/clocking
C365S233500, C365S236000, C365S230080, C365S230030
Reexamination Certificate
active
06654314
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a semiconductor memory device comprising a plurality of easily-controllable memory cells which can be accessed at high speed.
2. Description of the Prior Art
A conventional standard, general-purpose DRAM has a page mode for access at a high speed cycle time. As is commonly known, in this page mode it is possible to access specified memory cells in a row of a memory cell array selected by means of a row address, by arbitrarily changing a column address in a string of simultaneously sensed memory cells.
High speed access is possible with this type of mode for the following reasons. Considerable time is required for sense amplification of the cell data in a DRAM, but once the data has been sensed, the read-out of this data proceeds very quickly. Once a column address has been changed in the page mode operation, the access to the sense amplifier which has sensed that cell is commenced and the data is output when a CAS signal is switched to “L.” Accordingly, the page mode is a random access mode.
Recently, the capacity of memory chips has been increasing, year after year. Accordingly, the number of chips used in a system has been more reduced. Therefore, when large volume chips are used in the prior art, namely when many chips are used in the system, these chips are divided into a number of groups which are interleaved, making it possible to construct and utilize a memory system in which the apparent cycle time is short, but this method cannot be used to a system having small volume chips.
On the other hand, the speed of an MPU has been increasing year after year, and even in a small scale system there is a strong necessity to achieve high speeds. For these reasons, it has become necessary for a memory to operate at even higher cycle speeds. Also, from these requirements it is not absolutely necessary for the access operation to be random; there are many cases in which all that is required is the ability to read or write a string of data at high speed.
A method for providing a high speed operation for RAM including SRAM and the like has been reported in the following literature.
Chikal Ohno, “Self-Timed RAM: STRAM”, FUJITSU Sci. tech. J., 24, 4, pp293-300, December 1988.
In the literature, the following method is disclosed. A RAM (STRAM) operates in synchronization with a system clock, namely in the RAM, an address signal and R/W signals for a read-out or for write-in are received in synchronization with the clock signal at a timing, then at the next timing a content of the memory cell addressed by the address signal is output.
However, in this method the address signal must be provided every cycle of the system clock. Therefore there is a disadvantage that the access operation to a memory cell in the RAM cannot be followed to the period of the system clock when the period becomes high.
When a conventional page mode is used an address change is absolutely necessary. Therefore, it is impossible to operate with a higher access cycle time which is more than the time determined by the address control of the system. Speed increases for the memory access operation are therefore limited.
Control signals such as RAS signals and CAS signals must be supplied to the memory chip. These control signals are produced by the system. Accordingly, the control for supplying the control signals to the memory chip is an obstacle to providing a high speed operation with a memory system which includes an access means. In this case, the operation control of the system becomes so complex that it is difficult to use the control of the system.
SUMMARY OF THE INVENTION
According to an aspect of the present invention, there is provided a method of accessing a semiconductor device that operates in synchronism with a clock signal, comprising fetching information indicating a memory cell location in a memory cell array in synchronism with the clock signal, determining first data of a plurality of data to be transferred sequentially, decoding the information indicating the memory cell location in the memory cell array and designating the memory cell, receiving data stored in the memory cell designated by the information indicating the memory cell location in the memory cell array in synchronism with the clock signal after a predetermined number of cycles of the clock signal, and outputting a plurality of data stored in the memory cells in synchronism with the clock signal and storing a plurality of input data in the memory cells in synchronism with the clock signal.
REFERENCES:
patent: 4330852 (1982-05-01), Redwine et al.
patent: 4819213 (1989-04-01), Yamaguchi et al.
patent: 4849937 (1989-07-01), Yoshimoto
patent: 5036494 (1991-07-01), Wise et al.
patent: 5054000 (1991-10-01), Miyaji
patent: 5058074 (1991-10-01), Sakamoto
patent: 5179670 (1993-01-01), Farmwald et al.
patent: 5235545 (1993-08-01), McLaury
patent: 5243703 (1993-09-01), Farmwald et al.
patent: 5260905 (1993-11-01), Mori
patent: 5268865 (1993-12-01), Takasugi
patent: 5295115 (1994-03-01), Furuya et al.
patent: 5305277 (1994-04-01), Derwin et al.
patent: 5313437 (1994-05-01), Toda
patent: 5341341 (1994-08-01), Fukuzo
patent: 5416749 (1995-05-01), Lai
patent: 5708611 (1998-01-01), Iwamoto et al.
patent: 5737637 (1998-04-01), Toda et al.
patent: 5740122 (1998-04-01), Toda et al.
patent: 5751655 (1998-05-01), Yamazaki et al.
patent: 5784331 (1998-07-01), Lysinger
patent: 5796669 (1998-08-01), Araki et al.
patent: 5798979 (1998-08-01), Toda et al.
patent: 5809552 (1998-09-01), Kuroiwa et al.
patent: 5815462 (1998-09-01), Konishi et al.
patent: 5835448 (1998-11-01), Ohtani et al.
patent: 5875486 (1999-02-01), Toda et al.
patent: 5915105 (1999-06-01), Farmwald et al.
patent: 5926436 (1999-07-01), Toda et al.
patent: 5953263 (1999-09-01), Farmwald et al.
patent: 5954804 (1999-09-01), Farmwald et al.
patent: 5959930 (1999-09-01), Sakurai
patent: 5986969 (1999-11-01), Holder, Jr.
patent: 5995442 (1999-11-01), Toda et al.
patent: 5995443 (1999-11-01), Farmwald et al.
patent: 5999481 (1999-12-01), Cowless et al.
patent: 6026041 (2000-02-01), Suzuki et al.
patent: 6034918 (2000-03-01), Farmwald et al.
patent: 6038166 (2000-03-01), Wong
patent: 6038195 (2000-03-01), Farmwald et al.
patent: 6049508 (2000-04-01), Deflandre
patent: 6119200 (2000-09-01), George
patent: 6141280 (2000-10-01), Cho
patent: 6141290 (2000-10-01), Cowless et al.
patent: 6151236 (2000-11-01), Bondurant et al.
patent: 6229749 (2001-05-01), Cowless et al.
patent: 6246614 (2001-06-01), Ooishi
patent: 6249481 (2001-06-01), Toda et al.
patent: 6317382 (2001-11-01), Toda et al.
patent: 6373785 (2002-04-01), Toda et al.
patent: 6535456 (2003-03-01), Toda et al.
patent: 2001/0009532 (2001-07-01), Toda et al.
patent: 2001/0046177 (2001-11-01), Toda et al.
patent: 2002/0093873 (2002-07-01), Toda et al.
patent: 0 211 565 (1987-02-01), None
patent: 0 260 897 (1988-03-01), None
patent: 0 284 985 (1988-10-01), None
patent: 0 315 194 (1989-05-01), None
patent: 2-250132 (1990-10-01), None
patent: 05-02873 (1993-01-01), None
patent: 62-223891 (1997-10-01), None
Ohno, “Self-Timed RAM: STRAM”Fujitsu Sci. Tech,. J., vol. 24:293-300, (1988).
Dunn et al., “Single Counter Controlled Buffer”,IBM Technical Disclosure Bulletin, vol. 20:1702-1703, (1977).
Saito Shozo
Toda Haruki
Tokushige Kaoru
Foley & Lardner
Nguyen Viet Q.
LandOfFree
Semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3160633