Patent
1995-08-25
1997-09-02
Lall, Parshotam S.
39580023, G06F 938
Patent
active
056641206
ABSTRACT:
A method and apparatus for executing instructions within a processor which completes instructions according to a program order are disclosed. The processor has multiple rename buffers for temporarily storing results of instructions, a number of registers, and an execution unit. The execution unit has a reservation data structure comprising a plurality of entries for storing instructions to be executed by the execution unit and a single operand buffer for storing one or more operands of a single instruction. According to the present invention, an instruction is received at the execution unit. The instruction is then stored within the reservation data structure within the execution unit in association with information specifying a source of an operand of the instruction. Sources of operands of instructions include the rename buffers and the registers. A determination is then made if the instruction is a next instruction to be executed by the execution unit. In response to a determination that the instruction is the next instruction to be executed by the execution unit, the operand of the instruction is loaded from the specified source into the single operand entry. The instruction is then executed within the execution unit utilizing the operand within the single operand entry. By utilizing only a single operand buffer, processor chip area allocated to operand storage within the execution unit is reduced.
REFERENCES:
patent: 4574349 (1986-03-01), Rechtschaffen
patent: 4903196 (1990-02-01), Pomerene et al.
patent: 4969091 (1990-11-01), Muller
patent: 4992938 (1991-02-01), Cocke et al.
patent: 5041968 (1991-08-01), Yamaguchi
patent: 5134561 (1992-07-01), Liptay
patent: 5371684 (1994-12-01), Iadonato et al.
patent: 5404552 (1995-04-01), Ikenaga
patent: 5546597 (1996-08-01), Martell et al.
patent: 5555432 (1996-09-01), Hinton et al.
Karim, F.O. and Vrana, G.M., "Simultaneous Source/Target . . . ", IBM Technical Disclosure Bulletin, vol. 37 No. 04A, Apr. 1994, pp. 61-62.
Karim, F.O. and Vrana G.M., "Renaming of an Instruction . . . ", IBM Technical Disclosure Bulletin, vol. 37 No. 04B, Apr. 1994, pp. 589-590.
Afsar Muhammad
Mallick Soummya
Dillon Andrew J.
International Business Machines - Corporation
Lall Parshotam S.
Russell Brian F.
Vu Viet
LandOfFree
Method for executing instructions and execution unit instruction does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for executing instructions and execution unit instruction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for executing instructions and execution unit instruction will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-315658