Horizontal computer having register multiconnect for operand add

Details Horizontal computer having register multiconnect for operand add Horizontal computer having register multiconnect for operand add

1989-11-30

1994-01-04

Lee, Thomas C.

Boots, shoes, and leggings

3642551, 3642555, 3642613, 3642620, 3642621, 3642630, 364DIG1, 395400, C06F 9345

Patent

active

052768198

ABSTRACT:
A parallel processor computer system. The computer includes parallel processor units, an instruction unit which provides instructions to the processors and generates input and output address offsets, an invariant address unit which combines a multiconnect pointer with the address offsets to generate input and output operand addresses, and a multiconnect storage unit. Storage elements in the multiconnect unit are arranged in a matrix such that an output operand from a processor is stored in all the elements of an associated row and an input operand for a processor is obtained from any element of an associated column.

REFERENCES:
patent: 4031521 (1977-06-01), Hall et al.
patent: 4037213 (1977-07-01), Atkins et al.
patent: 4166289 (1979-08-01), Murtha et al.
patent: 4292667 (1981-09-01), Catiller et al.
patent: 4310879 (1982-01-01), Pandeya
patent: 4400768 (1983-08-01), Tomlinson
patent: 4462074 (1984-07-01), Linde
patent: 4466061 (1984-08-01), DeSantis et al.
patent: 4553203 (1985-11-01), Rau et al.
patent: 4556938 (1985-12-01), Parker et al.
patent: 4594655 (1986-06-01), Hao et al.
patent: 4720780 (1988-01-01), Dolecek
patent: 4740894 (1988-04-01), Lyon
patent: 4922415 (1990-05-01), Hemdal
B. R. Rau, C. D. Glaeser, "Some Scheduling Techniques And An Easily Schedulable Horizontal Architecture For High Performance Scientific Computing" IEEE 1981 pp. 183-198.
B. Ramakrishna Rau, Christopher D. Glaeser, Raymond L. Picard, "Efficient Code Generation For Horizontal Architectures: Compiler Techniques And Architectural Support", IEEE 1982, pp. 131-139.

Affiliated with

Also associated with

Rating

Horizontal computer having register multiconnect for operand add does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Horizontal computer having register multiconnect for operand add, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Horizontal computer having register multiconnect for operand add will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-314843