Patent
1996-09-19
1999-02-23
Coleman, Eric
395888, G06F 940
Patent
active
058753257
ABSTRACT:
A processor and method of predicting a resolution of a speculative branch instruction are described. According to the present invention, a plurality of predicted resolutions of speculative branch instructions and at least one group of bits that indicates a plurality of previous resolutions of branch instructions are stored. A compressed branch history is generated that indicates a number of like previous resolutions within each group of bits. In response to a detection of a speculative branch instruction, a particular predicted resolution among the plurality of predicted resolutions is accessed utilizing the compressed branch history, such that the size of the storage utilized to store the predicted resolutions is reduced as compared to prior art systems.
REFERENCES:
patent: 4370711 (1983-01-01), Smith
patent: 4477872 (1984-10-01), Losq
patent: 4679141 (1987-07-01), Pomerene et al.
patent: 5463746 (1995-10-01), Brodnax et al.
patent: 5564118 (1996-10-01), Steely
patent: 5574871 (1996-11-01), Hoyt
Talcott, Adam R., "Improving the Efficiency of Branch History-based Branch Prediction Schemes through Dynamic Branch History Compression" Chapter 7, Doctoral--Dissertation available at http://meera.ece.ucsb.edu/part/talcott/html.sub.-- dissertation/chapter07.html.
Coleman Eric
Dillon Andrew J.
England Anthony V. S.
International Business Machines - Corporation
Russell Brian F.
LandOfFree
Processor having reduced branch history table size through globa does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processor having reduced branch history table size through globa, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor having reduced branch history table size through globa will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-314631