Semiconductor device testing apparatus

Details Semiconductor device testing apparatus Semiconductor device testing apparatus

1997-08-07

1999-02-23

Chung, Phung M.

Excavating

371 221, 371 271, G01R 3128, G06F 1100

Patent

active

058751980

ABSTRACT:
A semiconductor device testing apparatus is provided which includes an output voltage corrective circuit wherein a test voltage to be applied to a semiconductor under test (DUT) 14 is corrected through digital processing. An offset memory 1, a gain memory 2, an output level register 3, a tester processor 5, a selection register 15, a selector 16, a data register 17, an all-pin data setting sequencer 19, a load controller 20, a digital multiplier 21, and a digital adder 22 are provided in the main frame of the testing apparatus. A multi-channel D/A converter 23 for converting digital serial data from the main frame to analog parallel data for each channel and drivers 13 each for applying the test voltage to one of the pins of the DUT 14 are provided in the test head of the testing apparatus. The offset memory 1 prestores therein offset data contained in correction data and the gain memory gain data also contained in the correction data. The output level register 3 stores therein the test voltage to be applied to the pin of the DUT for each channel.

REFERENCES:
patent: 5748124 (1998-05-01), Rosenthal et al.

Affiliated with

Also associated with

Rating

Semiconductor device testing apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor device testing apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device testing apparatus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-313193