Method and apparatus for error injection techniques

Details Method and apparatus for error injection techniques Method and apparatus for error injection techniques

1997-03-31

1999-02-23

Canney, Vincent P.

Excavating

G06F 1100

Patent

active

058751955

ABSTRACT:
A process and implementing computer system in which a power-on self-test (POST) routine initially clears 203 a mask register 111 which is effective to mask or block data from being written to addresses in a synchronous DRAM or SDRAM 107. After disabling interrupts and caches, the tested SDRAM memory 107 is cleared to all "0"s. Sequential data byte lanes are tested by writing bits in a predetermined pattern to inject errors at predetermined bytes in SDRAM, setting selected mask register bits and then writing all "0"s to the predetermined addresses. The tested memory locations are read and compared with the predetermined pattern for errors. Detected errors are noted by recordation and the memory locations are cleared as the method recycles until all of the data byte lanes have been tested and the results recorded.

REFERENCES:
patent: 5754753 (1998-05-01), Smelser
patent: 5768287 (1998-06-01), Norman et al.

Affiliated with

Also associated with

Rating

Method and apparatus for error injection techniques does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for error injection techniques, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for error injection techniques will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-313164