Stacked multi-chip package structure with on-chip...

Details Stacked multi-chip package structure with on-chip... Stacked multi-chip package structure with on-chip...

2000-10-30

2003-08-26

Martin, David (Department: 2841)

Electricity: electrical systems and devices

Housing or mounting assemblies with diverse electrical...

For electronic systems and devices

C361S760000, C361S764000, C361S790000, C361S730000, C257S924000, C257S723000, C257S724000

Reexamination Certificate

active

06611434

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates to integrated circuit packaging technology, and more particularly, to a stacked multi-chip package structure with on-chip integration of passive component that allows the overall package construction to be made more compact in size.
2. Description of Related Art
Multi-chip packaging technology is used to pack two or more semiconductor chips in one single package module, so that one single package module is capable of offering a manifold level of functionality or data storage capacity. Memory chips, such as flash memory chips, are typically packaged in this way so as to allow one single memory module to offer an increased level of data storage capacity.
In some applications, such as high-frequency semiconductor devices, it is often required to integrate passive components, such as resistors, inductors, and capacitors, with the packaged semiconductor chips so as to make the integrated circuitry meet specific electrical requirements. Conventionally, these passive components are mounted on a remaining area of the substrate that is unoccupied by the packaged semiconductor chips. This layout scheme, however, would make the overall package construction considerably large in size.
Related patents, include, for example, the U.S. Pat. No. 5,633,785 entitled “INTEGRATED CIRCUIT COMPONENT PACKAGE WITH INTEGRAL PASSIVE COMPONENT”. This patent teaches the use of an interconnect substrate that is integrally formed with passive components therein. This passive component integration scheme, however, has the following drawbacks. First, it requires an extra substrate area/for accommodating the passive components, which would make the overall package construction considerably large in size. Second, it would make the substrate more complex in structure, making the overall packaging process more laborious and costly to implement.
SUMMARY OF THE INVENTION
It is therefore an objective of this invention to provide a stacked multi-chip package structure, which can integrate passive components in the package without having to use an extra substrate area so that the overall package construction can be made more compact in size than prior art.
It is another objective of this invention to provide a stacked multi-chip package structure, which can use off-the-shelf passive components for integration with the packaged semiconductor chips, while nonetheless allowing the overall package construction to be made more compact in size than prior art.
In accordance with the foregoing and other objectives, the invention proposes a stacked multi-chip package structure with on-chip integration of passive component.
Broadly recited; the stacked multi-chip package structure of the invention comprises (a) a substrate; (b) a first semiconductor chip mounted over the substrate; (c) a second semiconductor chip mounted over the first semiconductor chip; the second semiconductor chip being smaller in size than the first semiconductor chip; and (d) at least one passive component mounted beside the second semiconductor chip and over the first semiconductor chip.
In the foregoing stacked multi-chip package structure, the first semiconductor chip and the second semiconductor chip can be mounted by means of adhesive layers or flip-chip technology. The passive component can be electrically coupled to the semiconductor chips through the use of wire-bonding technology (WBT) or surface-mount technology (SMT).
Since the passive component is mounted on a remaining surface area of the first semiconductor chip that is unoccupied by the second semiconductor chip, rather than over the substrate, it allows the overall package construction to be made more compact in size than the prior art.


REFERENCES:
patent: 4447857 (1984-05-01), Marks et al.
patent: 5200810 (1993-04-01), Wojnarowski et al.
patent: 5633785 (1997-05-01), Parker et al.
patent: 5694297 (1997-12-01), Smith et al.
patent: 5696031 (1997-12-01), Wark
patent: 5905639 (1999-05-01), Warren
patent: 6258626 (2001-07-01), Wang et al.
patent: 6307256 (2001-10-01), Chiang et al.
patent: 6313998 (2001-11-01), Kledzik et al.
patent: 6320757 (2001-11-01), Liu
patent: 6330164 (2001-12-01), Khandros et al.

Affiliated with

Also associated with

Rating

Stacked multi-chip package structure with on-chip... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Stacked multi-chip package structure with on-chip..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Stacked multi-chip package structure with on-chip... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3126171