Computer graphics processing and selective visual display system – Plural physical display element control system – Display elements arranged in matrix
Reexamination Certificate
1999-12-03
2003-10-07
Chow, Dennis-Doon (Department: 2675)
Computer graphics processing and selective visual display system
Plural physical display element control system
Display elements arranged in matrix
C345S063000, C345S068000
Reexamination Certificate
active
06630916
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates to a method and apparatus for driving a flat display panel having a memory function, such as an AC-type PDP (plasma display panel), etc., to allow gradation, i.e. a gray scale, of its visual brightness for each cell.
2. Description of the Related Arts
Flat display apparatus, allowing a thin depth as well as a large picture display size, have been popularly employed, resulting in a rapid increase in its application area;. Accordingly, there has been required further improvements of the picture quality, such as a gradation as high as 256 grades so as to achieve the high-definition television, etc.;
There have been proposed some methods for providing a gradation of the display brightness, such as Japanese Patent Publication 51-32051 or Hei2-291597, where a single frame period of a picture to be displayed is divided with time into plural subframe's (SF
1
, SF
2
, SF
3
, etc.,) each of which has a specific time length for lighting a cell so that the visual brightness of the cell is weighted. A typical prior art method to provide the gradation of visual brightness is schematically illustrated in
FIG. 1
, where after cells on a single horizontal line (simply referred to hereinafter as a line) Y
1
are selectively written, i.e. addressed, cells on the next line Y
2
are then written. Structure of each subframe SFn on each scanned line, employed in an opposed-discharge type PDP panel, is shown in
FIG. 2
, where are drawn voltage waveforms applied across the cells on horizontal lines Y
1
, Y
2
. . . Y
n
, respectively. Each subframe is provided with a write period CYw (or address period) during which a write pulse Pw, an erase pulse Pf and sustain pulses Ps are sequentially applied to the cells on each Y-electrode, and a sustain period CYm during which only sustain pulses are applied.
The write pulse generates a wall charge in the cells on each line; and the era se pulse Pf erases the wall charge. However, for a cell to be lit a cancel pulse Pc is selectively applied to the cell's X-electrode X
1
concurrently to the erase pulse application so as to cancel the erase pulse Pf. Accordingly, the wall charge (see
FIG. 10
) remains only in the cell applied with the cancel pulse Pc, that is, where the cell is written. Sustain pulses Ps are concurrently applied to all the cells; however, only the cells having the wall charge are lit.
Gradation of visual brightness, i.e. a gray scale, is proportional to the number of sustain pulses that light the cells during a frame. Therefore, different time lengths of sustain periods CYm are allocated to the subframes in a single frame, so that the gradation is determined by an accumulation of sustain pulses in the selectively operated subframes each having different number of sustain pulses.
Problem in the prior art methods is in that the second subframe must wait the completion of the first subframe for all the lines creating an idle period on each line. Therefore, if the number of the lines m=400 and 60 frames per second to achieve 16 grades (n=4), the time length T
SF
allowed to a single subframe period becomes as short as about 10 &mgr;s as an average.
Because T
SF
×60×400×4=1 sec. For executing the write period and the sustain period in such a short period, the driving pulses must be of a very high frequency. For example, in the case where the numbers of sustain pulses are 1, 2, 4 and 8 pairs in the respective subframes to achieve 16 grades, the driving pulses must be as high as 360 kHz as derived from:
freq.=(1+2+4+8)×60×400=360×10
3
Hz.
The higher frequency drive circuit consumes the higher power, and allows less margin in its operational voltage due to the storage time of the wall charge, particularly in an AC type PDP. Moreover, the high frequency operation, such as 360 kHz, may cause a durability problem of the cell. Therefore, the operation frequency cannot be easily increased, resulting in a difficulty in achieving the gradation.
Furthermore, in the above prior art method, a write period CYw of a line must be executed concurrently to a sustain period CYm of another line. This fact causes another problem in that the brightness control, for example, the gradation control to meet gamma characteristics of human eye, cannot be desirably achieved.
SUMMARY OF THE INVENTION
It is a general object of the invention to provide a method and circuit which allow a high degree of gradation of visual brightness of a flat display panel by requiring less time for addressing cells to be lit.
According to a method and circuit of driving a flat display panel formed of a plurality of cells each having a memory function, each of the cells being formed at a cross point of a plurality of X-electrodes and a plurality of Y-electrode orthogonal to the X-electrodes, a period of a frame for displaying a single picture is divided into a plurality of sequential subframes. Each of the subframes comprises: an addressing period during which cells to be lit later in a display period are selected from all the cells by being written by having a wall charge therein; and the display period subsequent to the address period for lighting the selected cells by applying sustain pulses to all the cells. A number of the sustain pulses included in: each display period is predetermined differently for each subframe according to a weight given to each subframe. Gradation of visual brightness of each cell is determined by the accumulated number of the sustain pulses included in the subframes which are selectively operated during a single frame according to the brightness level specified in a picture data to be displayed.
The above-mentioned features and advantages of the present invention, together with other objects and advantages, which will become apparent, will be more fully described hereinafter, with references being made to the accompanying drawings which form a part hereof, wherein like numerals refer to like parts throughout.
REFERENCES:
patent: 3886403 (1975-05-01), Owaki et al.
patent: 3906290 (1975-09-01), Kurahashi et al.
patent: 3972040 (1976-07-01), Hilsum et al.
patent: 4005402 (1977-01-01), Amano
patent: 4249105 (1981-02-01), Kamegaya et al.
patent: 4368465 (1983-01-01), Hirakawa et al.
patent: 4499460 (1985-02-01), Pearson et al.
patent: 4516053 (1985-05-01), Amano
patent: 4575716 (1986-03-01), Holz et al.
patent: 4622549 (1986-11-01), Criscimagna et al.
patent: 4638218 (1987-01-01), Shinoda et al.
patent: 4716341 (1987-12-01), Oida et al.
patent: 4737687 (1988-04-01), Shinoda et al.
patent: 4814758 (1989-03-01), Park
patent: 4833463 (1989-05-01), Dick et al.
patent: 5030888 (1991-07-01), Salavin et al.
patent: 5086297 (1992-02-01), Miyake et al.
patent: 5182489 (1993-01-01), Sano
patent: 5541618 (1996-07-01), Shinoda
patent: 5661500 (1997-08-01), Shinoda et al.
patent: 5674553 (1997-10-01), Shinoda et al.
patent: 5724054 (1998-03-01), Shinoda
patent: 5828356 (1998-10-01), Stoller
patent: 6097357 (2000-08-01), Shinoda et al.
patent: 0 157 248 (1985-10-01), None
patent: 0 366 117 (1990-05-01), None
patent: 0 436 416 (1991-07-01), None
patent: 2 662 534 (1991-11-01), None
patent: 49-115242 (1974-11-01), None
patent: 50-135979 (1975-10-01), None
patent: 51-032051 (1976-09-01), None
patent: 55-5663 (1980-02-01), None
patent: 56-094395 (1981-07-01), None
patent: 57-078751 (1982-05-01), None
patent: 61-039341 (1986-02-01), None
patent: 62-51133 (1987-03-01), None
patent: 62-180932 (1987-08-01), None
patent: 63-151997 (1988-06-01), None
patent: 63-060495 (1988-11-01), None
patent: 1-304638 (1989-12-01), None
patent: 1-311540 (1989-12-01), None
patent: 2-148645 (1990-06-01), None
patent: 02-219092 (1990-08-01), None
patent: 2-226699 (1990-09-01), None
patent: 02-291597 (1990-12-01), None
patent: 3-77238 (1991-04-01), None
patent: 03-078937 (1991-04-01), None
patent: 3-101031 (1991-04-01), None
patent: 3-269933 (1991-12-01), None
Kubo, Akira et al., “Full Color Surface-Discharge ac Plasma Display Panels”, IT
Chow Dennis-Doon
Fujitsu Limited
LandOfFree
Method and a circuit for gradationally driving a flat... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and a circuit for gradationally driving a flat..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and a circuit for gradationally driving a flat... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3125424