Programmable phase shift circuitry

Details Programmable phase shift circuitry Programmable phase shift circuitry

2002-01-23

2003-12-23

Callahan, Timothy P. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C327S158000, C331S00100A, C331S060000

Reexamination Certificate

active

06667641

ABSTRACT:

BACKGROUND OF THE INVENTION
The present invention relates to the field of electronic circuits, and in particular, programmable phase shift circuitry.
Many electronic systems use a master clock signal to synchronize the operation of all the circuitry and integrated circuit. A fundamental concept in electronic design, synchronous operation is important to ensure that logic operations are being performed correctly. In a system, an integrated circuit may generate its own internal clock based on the master clock signal. For example, this integrated circuit may be a microprocessor, ASIC, PLD, FPGA, or memory. The internal clock is synchronized with the master clock. And in order to ensure proper operation, it is often important to reduce skew for the internal clock of the integrated circuit.
The integrated circuit may use an on-chip clock synchronization circuit such as a phase locked loop (PLL) or delay locked loop (DLL). The synchronization circuit locks or maintains a specific phase relationship between the master clock and the internal clock. When the system is started, it is desirable that the internal clock be locked to the master clock as rapidly as possible. Under some circumstances, such as when there is a wide frequency difference between the two clock, the locking time may be slow. This is because the locking time may be dependent on the slower of the two frequencies. A slower locking time is undesirable because it will take longer for the system to initialize before normal operation. Also, as the master clock varies, it will take longer for the clock synchronization circuit to track these variations.
Therefore, techniques and circuitry are needed to address this problem of clock synchronization circuitry with slow lock acquisition times. Further, it is desirable to provide programmable phase shift selection.
SUMMARY OF THE INVENTION
The invention provides a programmable phase shift feature for a phase locked loop (PLL) or delay locked loop (DLL) circuit. The phase shift may be adjusted with equal steps. Each step may be a fixed percentage of the clock period, and will be independent of supply voltage, temperature, and process parameters. Having an on-chip PLL or DLL is an important feature in programmable logic devices (PLDs). Users can use a PLL to improve circuit performance and generate clocks with different frequencies. The phase requirement for the output clock varies depending on the application. A very useful feature for users is the ability to tune the phase of the output clock, and for the result to be independent of process, temperature, and power supply.
In an embodiment, a voltage controlled oscillator (VCO) is implemented using a ring oscillator with approximately equal delay for each stage. Other circuit implementations for a VCO may also be used, including those well known to one of skill in the art. The delay is controlled by the voltage from charge pump The number of stages in the VCO is programmable. This programmability allows a wider frequency range for the VCO. As a higher frequency as specified, a fewer number of stages are needed.
In a specific embodiment, the outputs of the VCO stages are mixed together with a multiplexer MUX
1
. MUX
1
is a programmable multiplexer controlled by configuration RAMs or other programmable elements. The output of MUX
1
is fed back to the phase detector through a frequency divider. The output clock of the PLL is connected to stage A of the VCO. If the feedback is not mixed from stage A, the output clock will have a phase shift compared with the input clock, since the feedback must be in phase with the input clock. The amount of the phase shift is determined by the number of stages between A and the feedback.
For example, in the case where there are nine stages in the VCO, and the delay of each stage is &Dgr;t, then, half of output clock period will equal to nine &Dgr;t. If the feedback is connected with stage C, then the feedback is two &Dgr;t behind the output clock. Therefore the output clock is ahead of the input clock by {fraction (1/9)} of the period (9 &Dgr;t=½ period, 2 &Dgr;t={fraction (1/9)} period).
By programming MUX
1
, a user can adjust the phase difference between the output clock and the input clock. This phase difference will be a fixed percentage of the output clock period, and will be independent of process, temperature, and power supply.
In another aspect of the invention, the invention is a phase frequency detector circuit to compare two clock signals and generate a number of outputs to indicate the phase difference between the two clock signals. This circuitry may be used in phase locked loop (PLL) or delay locked loop (DLL) circuit in order to maintain or lock a phase relationship between the two clock signals. In a PLL or DLL implementation, one of the clocks would be the reference clock or REFCLK, which the user supplies. The other clock is an internally generated clock or CLK that is fed back to the phase frequency detector circuit. In an embodiment, the phase frequency detector circuit has greater than three states. By having a greater numbers of states, the phase frequency detector will be able to generate a more rapidly. The DLL or PLL will have a faster lock acquisition time, even when there is a wide frequency range between the two clock signals. This phase frequency detector may be implemented with the programmable phase shift feature of the invention.
In an embodiment, a circuit of the invention includes a phase detector circuit receiving a reference clock signal; a charge pump connected to the phase detector circuit, and a voltage controlled oscillator connected to the charge pump. The voltage controlled oscillator generates a number of voltage controlled oscillator outputs. Further, the circuit includes a first multiplexer connected to the voltage controlled oscillator, where the first multiplexer selects one of the voltage controlled oscillator outputs as a first clock output. This first clock output may feed back to the phase detector circuit. In an alternative embodiment, the first clock output may used as a clock signal and routed to other circuitry.


REFERENCES:
patent: 5059924 (1991-10-01), JenningsCheck
patent: 5170297 (1992-12-01), Wahler et al.
patent: 5185581 (1993-02-01), Brown
patent: 5298866 (1994-03-01), Kaplinsky
patent: 5451912 (1995-09-01), Torode
patent: 5561692 (1996-10-01), Maitland et al.
patent: 5635879 (1997-06-01), Sutardja et al.
patent: 5642082 (1997-06-01), Jefferson
patent: 5699020 (1997-12-01), Jefferson
patent: 5701270 (1997-12-01), Mohan Rao
patent: 5731743 (1998-03-01), Sauer
patent: 5744991 (1998-04-01), Jefferson et al.
patent: 5889436 (1999-03-01), Yeung et al.
patent: 5896346 (1999-04-01), Dell et al.
patent: 5963069 (1999-10-01), Jefferson et al.
patent: 5970110 (1999-10-01), Li
patent: 6100735 (2000-08-01), Lu
patent: 6114915 (2000-09-01), Huang et al.
patent: 6326812 (2001-12-01), Jefferson
patent: 6329850 (2001-12-01), Mair et al.
Wolaver, Dan H., “Phase-Locked Loop Circuit Design”, PTR Prentice Hall, 1991.
“ORCA® OR3Cxx (5V) and OR3Txxx (3.3V) Series Field-Programmable Gate Arrays”, Lucent Technologies Microelectronics Group, Preliminary Data Sheet, Nov. 1997.

Affiliated with

Also associated with

Rating

Programmable phase shift circuitry does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable phase shift circuitry, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable phase shift circuitry will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3123883