Method of reworking a multilayer printed circuit board assembly

Metal working – Method of mechanical manufacture – Electrical device making

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C029S402070, C029S402090, C029S402130, C029S843000, C029S847000, C029S846000, C174S260000, C174S262000, C228S180500, C228S180220, C228S199000, C439S055000, C439S509000

Reexamination Certificate

active

06651322

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The invention relates to an improved method and apparatus for repairing or reworking complex multilayer printed circuit board interconnections; and more particularly to a system of repairing circuit net connections using ball grid array contacts.
2. Description of the Prior Art
It is known to utilize printed circuit boards to make electrical interconnections between leads of electrical components mounted thereon, including mounted integrated circuits. Printed circuit boards characteristically involve one or more discrete layers of insulating material upon which patterns of electrical conductors are formed in conjunction with a predetermined array of holes. The electrical conductors are referred to as foil. The layers are stacked, bonded, and the hole patterns formed and plated-through with electrical conductive materials. Characteristically, plated-through holes are uniform in diameter, and are often referred to as “barrels”. Selective interconnections result in selected wiring networks, or nets, being formed with various ones of the electrical conductors on different layers being interconnected through plated-through holes. This effectively provides a three-dimensional wiring system. At the mounting surfaces, it is known to provide additional electrically conductive material in electrical contact with the plated-through holes for the purposes of providing an expanded pad area for making interconnection with the component contacts, terminals, leads, or mounting contacts.
It has been the usual practice to have the diameter of the plated-through holes uniform throughout the thickness of the multilayer printed circuit board. With the advent of continued reduction in size of the electronic components, the spacing of the component connections has been decreasing, and the density of the associated array of holes has been ever-increasing. As the density of integrated circuit components increase the array of interconnection points to a printed circuit board multiplies for the same integrated circuit die size. At the same time, the complexity of the interconnections that are to be made by the multilayer printed circuit boards has increased. This increase in the number of interconnections results in the requirement of providing more conductive routing paths on the various layers, where these routing paths must be constructed in ever-decreasing dimensions. The loss of routing area resulting from the reduction in pin spacing in the grid array of plated-through holes has lead to the requirement of adding additional layers to the multilayer printed circuit board assemblies, with the attendant increase in cost of manufacture.
It is known to utilize so-called surface mount components, where relatively short component leads are affixed to surface pads on the multilayer printed circuit boards. Characteristically, they are affixed through a solder process. The surface mount has the problem of location of all of the terminals of a component over the associated interconnection pads during the soldering process. Any misalignment or misplacement can result in missing or marginal solder interconnections.
A form of surface mount includes the process of mounting packaged integrated circuits (IC) to printed circuit board assemblies having an array of pads on the printed circuit board interconnected to a matching array of IC contacts through a soldering process that uses solder balls. This interconnected technology is generally referred to as a ball grid array (BGA).
It is also well-known in the design of the electrical interconnections to be made on the printed circuit board assembly, that design problems can result in wiring network layouts that must be altered or reworked to form correct wiring network interconnections. Further, it is known that in the fabrication of multilayer printed circuit boards it can occur, for various manufacturing reasons, that one or more layers may have electrical conductors improperly electrically shorted to a plated-through hole. Unless such re-routing or shorted condition can be repaired, the entire assembly has to be scrapped. Various types of rework and repair techniques have been developed, but such known repair and rework techniques are complex; and if not accomplished with skill and precision, can result in further damage to the printed circuit board and failure to remedy the problem. As the array of printed circuit board interconnections become larger there is an increase in the number of plated-through holes of smaller diameter, and more layers, are utilized, it becomes more and more necessary to have an effective and efficient way to rework incorrect or defect wiring nets to save the boards.
The development of integrated circuits (ICs), including application specific integrated circuits (ASICs), requires on-circuit interconnection of cells and requires off-circuit interconnections to connect circuits on different ICs or to connect to connectors or other components, power, ground, and the like. When design errors, manufacturing errors, or design changes occur relative to interconnection of IC pins, the entire supporting printed circuit board must be scrapped unless a repair system is provided.
For those systems where ICs or ASICs were interconnected through metal pins soldered into plated-through holes in the printed circuit boards or to pads on the surface of the printed circuit boards it was possible to solder the repair wire directly to the pin or surface pad. Those resoldering processes usually required the pin to be disconnected from the wiring net within the printed circuit board to be accomplished by drilling out the via hole in the printed circuit board to disconnect the internal wires. It has been determined, however, that structures that utilize BGA surface contact solder connection to interconnect the ICs or the ASICs to the printed circuit board that such a drilling out and resoldering process cannot be accomplished within the tolerances of the structure. Further, the drilling out process requires very close tolerance and often results in destruction of the solder pad.
Accordingly, it is desirable to have a repair system and method that overcomes the limitations for repair incident in the prior art.
OBJECTS
It is the primary objective of this invention to provide a method and apparatus to efficiently repair and rework multilayer printed circuit boards.
It is a further primary objective of this invention to provide an improved printed circuit board assembly having an improved structure for use in affixing electrical components that may be reworked as necessary to correct design and manufacturing deficiencies.
Yet another objective of the invention is to provide an improved printed circuit board assembly having a structure for affixing electrical components that is suitable for use with BGA interconnections.
Another objective of the invention is to provide an improved multilayer printed circuit board assembly having an array of plated-through holes to interconnect selected layers, and a rework structure that can be utilized to rework circuit interconnections with selected ones of the plated-through holes.
A further objective of the invention is to provide an improved multilayer printed circuit board assembly for use with an enhanced capability of rework or repair to allow repair of defects in manufacture and rework of erroneous interconnections of electrical wiring networks with improved rework structures.
Still a further objective of the invention is to provide an improved repair and rework pad structure for use with a multilayer printed circuit board assembly for effectively and reliably allowing the repair and rework of the assembly to accommodate solder interconnections with integrated circuits.
Yet another objective of the invention is to provide an improved reworked pad structure that matches the shape of a removed pad, has an insulating material deposited on a portion thereof, and a conductive portion that interacts with a BGA solder pad.
A further objective of the invention is to provide an i

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of reworking a multilayer printed circuit board assembly does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of reworking a multilayer printed circuit board assembly, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of reworking a multilayer printed circuit board assembly will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3118992

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.