Static information storage and retrieval – Floating gate
Reexamination Certificate
2001-07-03
2003-08-26
Le, Vu A. (Department: 2824)
Static information storage and retrieval
Floating gate
C365S185140
Reexamination Certificate
active
06611456
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to a data interface for a memory array. More specifically, the present invention relates to transformation logic to enable data to be efficiently written to and then read from a memory array.
DESCRIPTION OF RELATED ART
Non-volatile memory arrays are typically operated as follows. Initially, all of the memory cells of the array are erased. In the case of a non-volatile memory array, this means that all of the non-volatile memory cells in the array have a low threshold voltage, or a logic “1” value. In order to store a logic “0” value in a memory cell, the memory cell must be programmed. Programming is typically performed by hot electron injection or Fowler-Nordheim tunneling. Unfortunately, programming a single non-volatile memory cell requires a significant amount of power, and stresses the memory cell. Programming more than one non-volatile memory cell requires an even larger amount of power. For a low power device, there may be a limit to the number of memory cells that can be programmed at the same time. For example, in some low power devices, only eight memory cells may be programmed at a time.
It would therefore be desirable to have a method and apparatus for decreasing the number of non-volatile memory cells that must be programmed, thereby saving power and reducing the stress applied to the memory cells.
SUMMARY
Accordingly, the present invention provides a method and apparatus for reducing the number of memory cells that must be programmed in a memory array. More specifically, the present invention uses data translation to reduce the number of memory cells that must be programmed in a memory array.
In one embodiment, a memory system includes a logic comparator coupled to receive a write data word to be stored in a memory array. The logic comparator determines whether more than half of the bits of the write data word require a program operation. In response, the logic comparator provides a status signal having a first state if more than half of the bits of the write data word must be programmed, and having a second state if half or fewer of the bits of the write data word must be programmed. The status signal is provided to an input translation circuit, which passes the write data word to the memory array as an input data word if the status signal has the second state, and passes the inverse of the write data word to the memory array as an input data word if the status signal has the first state. Then both the input data word and the corresponding status signal are written to the memory array. In one embodiment, the first state of the status signal is selected to correspond with the programmed state of a memory cell in the memory array.
An output translation block is coupled to receive a data word and the corresponding status signal read from the memory array. If the status signal read from the memory array has the second state, then the output translation block passes the data word read from the memory array without modification. If the status signal read from the memory array has the first state, then the output translation block passes the inverse of the data word read from the memory array.
In this manner, the memory system provides the proper read data values, while minimizing the number of memory cells in the memory array that must be programmed. The maximum number of memory cells that must be programmed during any write operation is reduced by half in accordance with the present invention.
The present invention will be more fully understood in view of the following description and drawings.
REFERENCES:
patent: 6073208 (2000-06-01), Norman
Bever Hoffman & Harms LLP
Hoffman E. Eric
Le Vu A.
Tower Semiconductor Ltd.
LandOfFree
Method and apparatus for reducing the number of programmed... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for reducing the number of programmed..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for reducing the number of programmed... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3114161