Radiant energy – Photocells; circuits and apparatus – Photocell controlled circuit
Reexamination Certificate
2000-03-09
2003-09-09
Bruce, David V. (Department: 2878)
Radiant energy
Photocells; circuits and apparatus
Photocell controlled circuit
C250S2140RC, C257S290000, C348S294000
Reexamination Certificate
active
06617561
ABSTRACT:
BACKGROUND
The present invention generally relates to light imaging arrays. More particularly, the present invention relates to light imaging arrays with data lines formed directly on the substrate.
Light-sensitive arrays for converting incident radiant energy into an electrical signal are commonly used in imaging applications, for example, x-ray imagers and facsimile device arrays. Hydrogenated amorphous silicon (a-Si) and alloys of a-Si are commonly used in the fabrication of photosensitive elements due to the advantageous characteristics of a-Si and the relative ease of fabrication. In particular, light-sensitive devices, such as photodiodes, can be formed in conjunction with necessary control or switching elements, such as thin-film transistors (TFTs), in relatively large arrays. As one skilled in the art will know, a thin-film transistor is comprised of thin layers on glass, where the glass acts only as a support, rather than doping of a silicon substrate.
X-ray imagers, for example, are formed on a substantially flat substrate, typically glass. The imager comprises an array of pixels with light-sensitive imaging devices, typically photodiodes, each of which has an associated switching element, such as TFTs. The array is addressed around its perimeter by a plurality of row and column scan lines having contact pads extending along the array. In operation, the voltage on the row lines, and hence the TFTs, are switched on in turn, allowing the charge on that scanned line's photodiodes to be read out via the column scan lines, which typically include amplifiers. The row address lines are commonly referred to as “scan lines” or “address lines” and the column address lines are referred to as “data lines” or “read-out lines.”
Presently, the address lines are formed first on a bare substrate, typically glass, and the data lines are formed subsequently during the same process steps as the source and drain of the TFT switching element. As one skilled in the art will know, defects are more prevalent on later fabrication steps. Since the data line carries the image information, it is important for image quality that the data line be as reliable as possible. For this and other reasons, it would be helpful if the data line could be formed earlier in the fabrication process.
SUMMARY OF INVENTION
The present invention provides, in a first aspect, an exemplary imaging apparatus. The imaging apparatus includes a substrate, at least one light-sensitive imaging device disposed over the substrate, and a data line directly on the substrate coupled to the at least one light-sensitive imaging device.
The present invention provides, in a second aspect, an exemplary imager. The imager includes a substrate, an array of photodiodes vertically adjacent the substrate, at least one data line directly on the substrate, a plurality of switching devices coupled between the at least one data line and the array of photodiodes, and at least one addressing line coupled to the switching devices.
The present invention provides, in a third aspect, an exemplary method of forming an imaging apparatus. The method includes providing a substrate, forming a data line directly on the substrate, forming at least one light-sensitive imaging device vertically adjacent the substrate, and coupling the data line to the light-sensitive imaging device.
The present invention provides, in a fourth aspect, an exemplary method of forming an imager. The method includes providing a substrate, forming at least one data line directly on the substrate, forming an array of photodiodes vertically adjacent the substrate, forming a plurality of switching devices coupled between the data line and the array of photodiodes, forming at least one addressing line vertically adjacent substrate, and coupling the addressing line to the switching devices.
REFERENCES:
patent: 5313319 (1994-05-01), Salisbury
patent: 5435608 (1995-07-01), Wei et al.
patent: 5480810 (1996-01-01), Wei et al.
patent: 5563426 (1996-10-01), Zhang et al.
patent: 5616524 (1997-04-01), Wei et al.
patent: 5834321 (1998-11-01), Salisbury
patent: 5859463 (1999-01-01), Liu et al.
patent: 6037609 (2000-03-01), Liu et al.
patent: 6167110 (2000-12-01), Possin et al.
patent: 6465824 (2002-10-01), Kwasnick et al.
patent: 814515 (1997-06-01), None
patent: 814606 (1997-06-01), None
Becks et al., “A Multichip Module, the Basic Building Block for Large Area Pixel Detectors,” (1996) IEEE.
Liu Jianqiang
Wei Ching-Yeu
Bruce David V.
DiConza Paul J.
General Electric Company
Patnode Patrick K.
Thomas Courtney
LandOfFree
Low noise and high yield data line structure for imager does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low noise and high yield data line structure for imager, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low noise and high yield data line structure for imager will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3103618