Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Bump leads
Reexamination Certificate
2002-11-27
2003-12-02
Potter, Roy (Department: 2822)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Bump leads
C257S617000, C438S613000
Reexamination Certificate
active
06657299
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to a passivation layer in a semiconductor; and, more particularly, to a semiconductor with a stress reduction layer to prevent a passivation layer from being cracked during a packaging process and a manufacturing method therefor.
BACKGROUND OF THE INVENTION
Generally, a passivation layer in a semiconductor acts as a protective coating to protect the underlying surface from physical and chemical reaction, e.g., scratch, corrosion, electro-dissolution, during a packaging process. Such passivation layer protects the semiconductor from being damaged by an environmental factor such as humidity. Such passivation layer is made of a combination of one or more oxide layers for stress reduction and one or more nitride layers for a protective coating.
For example, a plasma enhanced tetra ethyl ortho silicate (PETEOS) oxide layer is deposited on a substrate with a metal wiring by using the plasma enhanced chemical vapor deposition (PECVD) technique and further a SiH
4
nitride layer is deposited over the PETEOS oxide layer by using the PECVD technique to form a passivation layer. Alternatively, a SiH
4
oxide layer may be deposited by using the high density plasma (HDP) CVD technique and then a SiH
4
nitride layer may be deposited over the SiH
4
oxide layer by using the PECVD technique to form another passivation layer.
While a top metal wiring in a conventional semiconductor has a relatively thin thickness of about 5000 to 6000 angstroms, a top metal wiring in a semiconductor such as a multilayer wiring device or a power device has a thicker thickness of about 8000 to 10000 angstroms. Further, the top metal wiring in the power device extends to a wide region therein.
Such a passivation layer formed over the top metal wiring of the multiplayer wiring device or the power device may suffer from cracking, due to stress caused by an underlying metal wiring that are wide and thick. Therefore, there has been a long felt need for a stress resistant passivation layer having a low stress on the underlying metal wiring, as well as being robust to an external impact.
SUMMARY OF THE INVENTION
It is, therefore, an object of the present invention to provide a semiconductor with a stress reduction layer to prevent a passivation layer from being cracked during a packaging process and a manufacturing method therefor.
In accordance with one aspect of the present invention, there is provided a
REFERENCES:
patent: 6368485 (2002-04-01), Ue et al.
patent: 2002/0121703 (2002-09-01), Toyoda et al.
patent: 2003/0015802 (2003-01-01), Watanabe
Kim Seung Hyun
Lee Jae Suk
Dongbu Electronics Co. Ltd.
Potter Roy
LandOfFree
Semiconductor with a stress reduction layer and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor with a stress reduction layer and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor with a stress reduction layer and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3093939