Electrical computers and digital processing systems: multicomput – Computer-to-computer protocol implementing – Computer-to-computer data transfer regulating
Reexamination Certificate
1999-11-09
2003-08-05
An, Meng-Al T. (Department: 2154)
Electrical computers and digital processing systems: multicomput
Computer-to-computer protocol implementing
Computer-to-computer data transfer regulating
C709S229000, C709S233000, C370S230000, C370S259000
Reexamination Certificate
active
06604145
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Technical Field
The present invention relates in general to high frequency digital systems and, in particular, to controlling the flow of information between a producer and a consumer in a high frequency digital system. Still more particularly, the present invention relates to a method and system for controlling the flow of information in a high frequency digital system from multiple memoriless producers to one or more buffering consumers via a shared resource.
2. Description of the Related Art
As processor micro-architectures are optimized toward implementations that support higher clock frequencies, the complexity of the work that can be performed within each clock cycle decreases. This phenomenon has a tendency to introduce increased cycletime latency into mechanisms which control the flow of information between components in the micro-architecture, effectively delaying critical feedback within such mechanisms and eroding the aggregate bandwidth of the information flow.
This bandwidth erosion occurs when the buffering capacity of downstream components approaches full occupancy, such that the fill time of the remaining available capacity approaches the latency of feedback in the information flow control mechanism. In such cases, the information flow control mechanism often must pessimistically assume worst case information flow to avoid exceeding the buffering capacity of the downstream components. Thus, for example, the information flow control mechanism may assume that information is being sent (and stall information flow appropriately based on downstream capacity considerations) whether or not information is actually sent in order to avoid overflowing the downstream buffers.
In many cases, such bandwidth erosion can be averted by increasing the buffering capacity of downstream components to minimize the likelihood that high utilizations will dictate precautionary stalls. However, an increase in buffering capacity also raises component cost without providing additional benefit beyond a reduction in bandwidth erosion. In other cases, more sophisticated flow protocols can be introduced, which tolerate information loss due to aggressive capacity speculation by incorporating retry mechanisms. However, such mechanisms can greatly increase complexity, thus inhibiting design verification and testability. Moreover, retry protocols also increase the utilization of the upstream component, possibly requiring an increase in its size and cost.
The present invention offers an attractive alternative for addressing the obstacles to efficient information flow that arise in high frequency digital systems that control, monitor, or perform transformations on streaming information.
SUMMARY OF THE INVENTION
In accordance with the present invention, an information handling system, such as a processor, includes a plurality of producers that output packets of information, at least one consumer of the packets, and an information pipeline coupling the consumer and at least a particular producer among the plurality of producers. The information pipeline includes a shared resource having a bandwidth shared by multiple of the plurality of producers. The information handling system further includes a control unit that regulates packet output of the particular producer and that receives as inputs a producer output indication indicating that the particular producer output a packet and a shared resource input indication indicating that a packet output by the particular producer has been accepted by the shared resource for transmission to the consumer. Based upon these inputs, a number of grant messages output to the particular producer within a feedback latency of the control unit, and a portion of the bandwidth allocated to the particular producer, the control unit whether the particular producer can output a packet without packet loss. In response to a determination that the particular producer can output a packet without packet loss, the control unit outputs a grant message to the particular producer indicating that the particular producer is permitted to output a packet.
All objects, features, and advantages of the present invention will become apparent in the following detailed written description.
REFERENCES:
patent: 5274644 (1993-12-01), Berger et al.
patent: 5291481 (1994-03-01), Doshi et al.
patent: 5392280 (1995-02-01), Zheng
patent: 5646943 (1997-07-01), Elwalid
patent: 5650994 (1997-07-01), Daley
patent: 5898670 (1999-04-01), Hoebeke et al.
patent: 5938749 (1999-08-01), Rusu et al.
patent: 5996013 (1999-11-01), Delp et al.
patent: 6052738 (2000-04-01), Muller et al.
patent: 6259698 (2001-07-01), Shin et al.
Sakurai et al., “Large-Scale ATM Multistage Switching Network with Shared Buffer Memory Switches,” IEEE Communications, vol. 29, No. 1 pp. 90-96 (Jan. 1991).*
Fong et al., “Analytical Modeling of Multistage ATM Switches with Backpressure Control Schemes,” Broadband Switching Systems Proceedings, 1997. IEEE BSS '97., 1997 2nd IEEE International Workshop on, 1997 pp.: 72-83.
Bell, Jr. Robert Henry
Cargnoni Robert Alan
Clark Leo James
Starke William John
An Meng-Al T.
Bracewell & Patterson L.L.P.
Emile Volel
International Business Machines - Corporation
Lin Wen-Tai
LandOfFree
Method and system for controlling information flow in a high... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for controlling information flow in a high..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for controlling information flow in a high... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3091914