Selective method to form roughened silicon

Details Selective method to form roughened silicon Selective method to form roughened silicon

2002-01-02

2003-08-19

Zarabian, Amir (Department: 2822)

Semiconductor device manufacturing: process

Making passive device

Stacked capacitor

C438S253000, C438S254000, C438S255000, C438S396000, C438S397000, C438S563000

Reexamination Certificate

active

06607966

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates to semiconductor fabrication and in particular, to a method of selectively forming silicon having a desired surface roughness.
BACKGROUND OF THE INVENTION
As DRAM's increase in memory cell density, there is a continuous challenge to maintain a sufficiently high storage capacitance despite decreasing cell area. It is important that storage node capacitor cell plates be large enough to retain an adequate charge or capacitance in spite of parasitic capacitances and noise which may be present during circuit operation. The principal way of retaining high cell capacitance with increasing cell density is through cell structure techniques. Such techniques include three dimensional cell capacitors, such as trenched or stacked capacitors.
One way of increasing capacitance is to roughen the interfacing surfaces of the capacitor, thereby maximizing the surface area for stored capacitance. According to one method, the surface of a polycrystalline silicon is coated with spin-on-glass (SOG) containing photoresist particles. With the photoresist particles acting as a micromask, etching provides a micro roughness on the surface of the polycrystalline silicon film, thereby increasing the effective surface area of the polycrystalline silicon film. See “Capacitance-Enhanced Stacked-Capacitor with Engraved Storage Electrode for Deep Submicron DRAMS,”
Solid State Devices and Materials,
1989, pp. 137-140. However, in addition to the overall complexity of this method, this method requires strict control of the size of the resist particles, and the resist particles must be distributed at a uniform density at the time of the coating. Another method, described in U.S. Pat. No. 5,691,249, is based on the grain growth of silicon to produce micro roughness on the surface of a polycrystalline silicon layer. This is accomplished by depositing silicon on a substrate in accordance with a low pressure chemical vapor deposition (LPCVD) method or the like, carrying out the deposition at the temperature (referred to as transition temperature) at which the crystal state of the deposited film makes the transition from an amorphous phase to a polycrystalline phase. Alternatively, surface roughness is increased by a so called “seed and anneal” method whereby an amorphous silicon film is formed on a substrate in a vacuum or in an inert gas such as nitrogen gas, then subjecting the sample to a heating (annealing) treatment at a temperature above the transition temperature of the silicon, again in a vacuum or in an inert gas such as nitrogen gas. However, techniques based on the grain growth of silicon to produce micro roughness on the surface of a polycrystalline silicon layer result in some deposition of silicon atoms over the entire surface of the silicon substrate surface. In certain instances, deposition of silicon atoms over the entire surface of the silicon substrate surface is undesirable, such as, for example, in the fabrication of capacitors, where silicon deposits between storage nodes may cause shorts or conductive paths from one storage node to the next. In addition, because these methodologies selectively create polycrystalline silicon structures, it is necessary that the silicon storage nodes be comprised of amorphous silicon prior to being subjected to these methodologies.
Therefore, the need remains for a method of forming silicon storage nodes on silicon substrates, wherein the silicon storage nodes have a roughened surface which does not result in deposition of silicon atoms over the entire surface of the silicon substrate. Further, there also remains a need for a method of forming silicon storage nodes on silicon substrates which does not require the silicon storage nodes to be comprised of amorphous silicon prior to being subjected to the surface-roughening treatment.
SUMMARY OF THE INVENTION
That need is met by the present invention by providing a method of forming silicon storage nodes on silicon substrates, wherein the silicon storage nodes have a roughened surface, which does not result in deposition of silicon atoms over the entire surface of the silicon substrate and which does not require the silicon storage nodes to be comprised of amorphous silicon prior to being subjected to surface-roughening treatment.


REFERENCES:
patent: 4099196 (1978-07-01), Simko
patent: 5017505 (1991-05-01), Fujii et al.
patent: 5037773 (1991-08-01), Lee et al.
patent: 5066604 (1991-11-01), Chung et al.
patent: 5202278 (1993-04-01), Mathews et al.
patent: 5223081 (1993-06-01), Doan
patent: 5354705 (1994-10-01), Mathews et al.
patent: 5366917 (1994-11-01), Watanabe et al.
patent: 5407534 (1995-04-01), Thakur
patent: 5604157 (1997-02-01), Dai et al.
patent: 5612558 (1997-03-01), Harshfield
patent: 5623243 (1997-04-01), Watanabe et al.
patent: 5639689 (1997-06-01), Woo
patent: 5688550 (1997-11-01), Weimer et al.
patent: 5691249 (1997-11-01), Watanabe et al.
patent: 5696014 (1997-12-01), Figura
patent: 5700710 (1997-12-01), Zenke
patent: 5739564 (1998-04-01), Kosa et al.
patent: 6083849 (2000-07-01), Ping et al.
patent: 6087248 (2000-07-01), Rodder
patent: 403257864 (1991-11-01), None
T. Mine, et al., “Capacitance-Enhanced Stacked-Capacitor with Engraved Storage Electrode for Deep Submicron DRAMSs”, 1989, pp. 137-140.

Affiliated with

Also associated with

Rating

Selective method to form roughened silicon does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Selective method to form roughened silicon, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Selective method to form roughened silicon will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3084066