Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Frequency or repetition rate conversion or control
Reexamination Certificate
2002-04-03
2003-07-22
Callahan, Timothy P. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Frequency or repetition rate conversion or control
C327S117000, C327S119000, C327S262000, C327S269000, C327S277000, C327S298000
Reexamination Certificate
active
06597213
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to digital circuits. More particularly, the present invention relates to a digital frequency doubler circuit that compensates for practical variations in manufacturing processes and operating conditions.
BACKGROUND OF THE INVENTION
Many digital circuits utilize a frequency doubler that doubles the rate of a digital clock signal. Digital frequency doublers may utilize delay elements designed to delay a digital signal by either an absolute amount or by a defined fraction of its clock period. For example, if a clock signal with a period of 3.2 nanoseconds needs to be frequency doubled, the clock signal can be buffered to generate a delay of 800 picoseconds, then the original clock signal and the delayed clock signal can be subjected to an XOR operation, thus creating a waveform with a period of 1600 picoseconds and a high time of 800 picoseconds. In this regard, the original clock signal should be delayed with an appropriate number of buffers to arrive at a nominal delay of 800 picoseconds. In real world applications, however, variations in process, temperature, voltage, and other environmental conditions can result in an actual delay that ranges between 500 picoseconds to 1100 picoseconds. This would result in an output clock signal having a duty cycle within the range of 31% to 69%, rather than the desired 50% duty cycle.
One known solution to the above problem is to design the downstream circuitry to accommodate the worst case duty cycle. For example, a practical application may utilize relatively high powered flip flop devices that are capable of tolerating a wider range in clock signal duty cycle. Unfortunately, this solution results in an inefficient, riskier, and higher powered design.
Another prior art approach utilizes a high speed shift register to delay an external clock signal. This solution typically requires a relatively high amount of operating power, and it introduces the problem of metastability (the metastability issue can be addressed at the expense of additional operating power).
Accordingly, it would be desirable to have a digital frequency doubling circuit that generates a frequency doubled clock signal having a relatively narrow range of duty cycles across a variety of process and/or environmental conditions.
BRIEF SUMMARY OF THE INVENTION
A digital frequency doubling circuit according to the present invention compensates for variations in process and environmental conditions by using a stable reference clock signal and two matched delay line elements. The frequency doubling circuit is capable of generating a frequency doubled clock signal having a nominal duty cycle and within narrow tolerances relative to conventional frequency doubling circuits.
The above and other aspects of the present invention may be carried out in one form by a method for altering the frequency of a digital clock signal. The method involves: applying a reference clock signal to a reference delay element; applying an input clock signal to an input delay element, where the reference delay element and said input delay element having matching operational characteristics; obtaining, from the reference delay element, information identifying delay characteristics of the reference delay element; generating a delayed clock signal, based upon the input clock signal, in response to the information; and deriving an output clock signal from the delayed clock signal and the input clock signal. The derived output clock signal has a higher frequency than said input clock signal.
REFERENCES:
patent: 4637018 (1987-01-01), Flora et al.
patent: 5185768 (1993-02-01), Ferraiolo et al.
patent: 5963071 (1999-10-01), Dowlatabadi
patent: 6025745 (2000-02-01), Lee et al.
patent: 6091270 (2000-07-01), Cauchy
patent: 6104223 (2000-08-01), Chapman et al.
patent: 6359483 (2002-03-01), Watkins et al.
Applied Micro Circuits Corporation
Callahan Timothy P.
Gray Cary Ware & Freidenrich
Luu An T.
Meador Terrance A.
LandOfFree
Cascadable frequency doubler having stable operation over... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cascadable frequency doubler having stable operation over..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cascadable frequency doubler having stable operation over... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3059633