Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated... – Passive components in ics
Reexamination Certificate
2001-10-29
2003-05-27
Cao, Phat X. (Department: 2814)
Active solid-state devices (e.g., transistors, solid-state diode
Integrated circuit structure with electrically isolated...
Passive components in ics
C257S530000, C257S283000, C257S209000
Reexamination Certificate
active
06570238
ABSTRACT:
BACKGROUND OF THE INVENTION
The invention relates to the art of semiconductor manufacture. It finds specific application for fuses within an integrated circuit and will be described with particular reference thereto. However, it is to be appreciated that the present invention is also amenable to PROM-type devices, trimming resistors and other like devices.
Fuses have long been important circuit elements. While fuses are generally used for circuit protection and fire prevention, in integrated circuits they are also used as a means of calibration, programming and providing data security. For example, fuses can be used for trimming or calibrating certain parameters in a circuit, or for recording information by selectively blowing fuse elements in an array, or for preventing information stored in a memory device from being accessed. Whether the fuse exists for circuit protection or to achieve certain operating parameters the fuses are designed to change state under certain conditions. Indeed, one way to change state is a to blow a fuse. This is accomplished by applying a sufficiently high current through the fuse. The heating that results causes the conductor to melt or vaporize. In this way, the fuse is transformed from its conductive state to a blown, or open circuit state.
The conductors used to fabricate fuses on integrated circuits are made of layers of conductive metal, typically aluminum or aluminum compound. For reasons unrelated to fusing, the aluminum layer is deposited over a barrier layer typically comprising titanium and/or a titanium compound . Unfortunately, the addition of titanium has an adverse effect on fuse reliability. The adverse effect is caused by the high melting point of titanium as compared to the aluminum bulk conductor layer. Thus, when current levels are applied to the metal stack which should effect a blown fuse, sometimes portions of the barrier layer remain. This remaining portion of the barrier provides a conductive path around the ‘blown’ fuse. In other words, current levels that do melt the bulk conductor sometimes do not completely melt the barrier layer. This partial path undesirably allows a current path, defeating the intended open circuit.
Accordingly, it is desirable to provide a technique for manufacturing a more reliable fuse, using existing methods of applying the metal stack.
The present invention contemplates a new and improved method and apparatus fuse overcomes the above-referenced problems and others.
SUMMARY OF THE INVENTION
In accordance with one aspect of the present invention, a circuit element which interrupts electrical conductivity in a portion of a circuit includes a first layer providing adhesion for the circuit element. A trench is also provided in the first layer and a second layer, overlaying the first layer, has an interruption in the trench. A third layer including electrically conductive material, overlays the second layer.
In accordance with another aspect of the present invention, the trench defines a volume in the first layer bounded by an opening in the first layer, an undercut area in communication with the opening, and a bottom floor. The bottom floor is larger than the opening in the first layer.
In accordance with another aspect of the present invention, the first layer includes an overhang which shields the portion of the bottom floor of the trench.
In accordance with another aspect of the present invention, the circuit element further includes a weak spot in the third layer adjacent to the interruption.
In accordance with another aspect of the present invention, the weak spot includes an area of reduced mechanical strength resulting from a lack of structural support by the second layer in the area of the interruption.
In accordance with another aspect of the present invention, the weak spot includes an area of reduced mechanical strength in the third layer resulting from crystalographic changes within the third layer in the trench.
In accordance with another aspect of the present invention, the second layer includes conductive material, and the weak spot includes an area where electrical communication is only provided through the third layer.
In accordance with another embodiment of the present invention, in an integrated circuit fuse including an electrical conductor having a reduced cross sectional area in a first preweakened area, the fuse includes: an undercut trench on top of a dielectric layer, and a second preweakened area in the electrical conductor adjacent to the trench.
In accordance with another aspect of the present invention, the fuse further includes a barrier layer applied to the dielectric layer with at least one gap. The electrical conductor is applied over the barrier layer and over the gap so as to create a fuse with a second preweakened area being adjacent to the gap.
In accordance with another aspect of the present invention, the barrier layer includes a layer of titanium or a titanium compound and the electrical conductor includes a layer of aluminum or an aluminum compound.
In accordance with another aspect of the present invention, the fuse further includes a barrier layer disposed between the dielectric layer and the metal layer, where the barrier layer has a discontinuity in the void.
In accordance with another aspect of the present invention, the weak point includes a mechanical weakness from the discontinuity in the barrier layer.
In accordance with another aspect of the present invention, the weak point includes an electrical weakness from the discontinuity of the barrier layer in the neck down region of the metal layer adjacent to the void.
In accordance with another aspect of the present invention, the void includes an undercut which shields a portion of the bottom floor by an overhanging edge of the top opening during application of the barrier layer. The overhanging edge establishes the discontinuity in the barrier layer.
In accordance with another aspect of the present invention, the undercut includes an acute angle between a side wall and the bottom floor of the dielectric.
REFERENCES:
patent: 4272753 (1981-06-01), Nicolay
patent: 4598462 (1986-07-01), Chandrasekhar
patent: 4682204 (1987-07-01), Shiozaki et al.
patent: 4740485 (1988-04-01), Sharpe-Geisler
patent: 4757359 (1988-07-01), Chiao et al.
patent: 4908692 (1990-03-01), Kikuchi et al.
patent: 5017510 (1991-05-01), Welch et al.
patent: 5019532 (1991-05-01), Kaya
patent: 5146307 (1992-09-01), Kaya
patent: 5173449 (1992-12-01), Lorenzen et al.
patent: 5309394 (1994-05-01), Wuertz et al.
patent: 5353028 (1994-10-01), de Wit et al.
patent: 5376815 (1994-12-01), Yokota et al.
patent: 5412594 (1995-05-01), Moyal et al.
patent: 5444012 (1995-08-01), Yoshizumi et al.
patent: 5536968 (1996-07-01), Crafts et al.
patent: 5538921 (1996-07-01), Obeng
patent: 5550400 (1996-08-01), Takagi et al.
patent: 5554488 (1996-09-01), Rioux
patent: 5582881 (1996-12-01), Besser et al.
patent: 5585740 (1996-12-01), Tipon
patent: 5672905 (1997-09-01), Lee et al.
patent: 5747879 (1998-05-01), Rastogi et al.
patent: 5759877 (1998-06-01), Crafts et al.
patent: 5889335 (1999-03-01), Kuroi et al.
patent: 5918149 (1999-06-01), Besser et al.
patent: 5936296 (1999-08-01), Park et al.
patent: 5943601 (1999-08-01), Usui et al.
patent: 5963825 (1999-10-01), Lee et al.
patent: 357080738 (1982-05-01), None
Intel's 0.25 Micron, 2.0 Volts Logic Process Technology (continued), webs site pages from http://www.chips.com/technology/itj/q31998/articles/art_1d.htm, (6 pages), (printed Aug. 24, 1999).
Process Technology Primer, web site pages from http://www.physics.montana.edu/Ion . . . reconnect%20Processing%20Primer.htm, (11 pages), (printed Aug. 24, 1999).
K.K.H. Wong, S. Kaja and P. W. DeHaven,Metallization by Plating for High-Performance Multichip Modules, IBM Journal of Research & Development, vol. 42, No.5—Electrochemical microfabrication, web site pages from http://www.research.ibm.com/journal/rd/425/wong.html, (8 pages), (printed Aug. 24. 1999).
Harris Edward B.
Hui Frank Y.
Agere Systems Inc.
Cao Phat X.
Doan Theresa T.
LandOfFree
Preweakened on chip metal fuse using dielectric trenches for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Preweakened on chip metal fuse using dielectric trenches for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Preweakened on chip metal fuse using dielectric trenches for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3034234