Static information storage and retrieval – Interconnection arrangements – Negative resistance
Reexamination Certificate
2002-06-28
2003-05-20
Elms, Richard (Department: 2824)
Static information storage and retrieval
Interconnection arrangements
Negative resistance
C365S159000
Reexamination Certificate
active
06567292
ABSTRACT:
FIELD OF THE INVENTION
This invention generally relates to semiconductor memory devices and technology, and in particular to negative differential resistance (NDR) elements and static random access memory (SRAM) devices that utilize the same.
BACKGROUND OF THE INVENTION
A new type of FET and SRAM device using the same (NDR FETs) is described in detail in a U.S. patent application Ser. No. 10/029,077 filed Dec. 21, 2001 assigned to the present assignee, and published on May 9, 2002 as Publication No. 2002/0054502. The NDR FET structure, operation and method of making the same are discussed in detail in U.S. patent application Ser. No. 09/603,101 filed Jun. 22, 2000 by King et al., which is also assigned to the present assignee. Such details are also disclosed in a corresponding PCT application PCT/US01/19825 which was published as publication no. WO 01/99153 on Dec. 27, 2001. The above materials are hereby incorporated by reference.
As is well known, soft errors in memory devices are caused by, among other things, cosmic rays (neutrons), and alpha particles present in semiconductor materials and packaging. In typical SRAMs, the failure rate attributable to soft-errors (the so-called soft-error rate—SER) is measured by a metric known as Failures In Time (FIT); the basic unit of this benchmark refers to a malfunction occurrence frequency, where 1 FIT represents one malfunction every one billion hours (approximately 100,000 years) per device. For a conventional SRAM operating under normal conditions an FIT value of up to several thousand is considered adequate, and a value of less than approximately 1000 FIT/Mbit is preferable for embedded memory applications. In some applications more stringent requirements may be needed (i.e, on the order of 10-100 FIT/Mbit).
Soft errors can also influence SRAM embodiments which use NDR devices. Thus there is clearly a need for NDR FET and an NDR FET based SRAM device that have superior soft error characteristics.
SUMMARY OF THE INVENTION
An object of the present invention is to provide a memory device such as a static random access memory (SRAM) cell which utilizes NDR FETs, and which has improved soft error rate (SER) performance.
A first aspect of the invention concerns a method of forming a semiconductor field effect transistor (FET) for a memory device, the FET having a control gate, a source region, and a drain region. This method includes generally the following steps: forming a channel for carrying a current between the source and drain regions; and forming a trapping layer located proximate to and forming an interface with the channel. The trapping layer includes trapping sites adapted for trapping at least warm carriers from the channel so as to effectuate a negative differential resistance mode for the FET To tailor characteristics of the FET, including an operational switching speed for the FET, the trapping sites are also tailored. In other words, the FET speed is directly related to a distance which the trapping sites are located from the interface, such that locating the trapping sites at a distance D
1
results in a maximum operational switching speed S
1
, and such that locating the trapping sites at a distance D
2
(D
2
>D
1
) results in a minimum operational switching speed S
2
(S
2
<S
1
). Thus, the trapping sites are distributed within the trapping layer at an approximate distance D (D
2
>D>D
1
) in accordance with a target operational switching speed S for the FET (S
1
>S>S
2
) and a target soft error rate for the memory device.
The trapping sites are distributed at a particular distance by adjustment of an implant energy and dosage, and/or a thermal anneal operation. In a preferred embodiment, D
1
is about 0.5 nm, and D
2
is about 1.0 nm. Preferably no traps are included in the bulk of the trapping layer that forms a gate dielectric for the NDR FET. The operational speed of the FET is thus between about 10 nanoseconds and 1 picosecond using contemporary conventional technology. This also achieves a soft error rate of less than about 1000 failures in time per Mbit.
In other variations, an additional set of trapping sites are formed at an approximate distance D′ from the interface where (D
2
>D′>D
1
).
To prevent them from achieving a high concentration in a bulk region, a rapid thermal anneal (RTA) is performed after such implant. Alternatively the trapping layer can be formed by two distinct layers, including a first dielectric layer and a second dielectric layer, where the trapping sites are located only within the first dielectric layer.
In yet another variation, the trapping sites are located laterally along only a limited portion or region near the interface. Preferably this limited portion is nearer the source than the drain of the NDR capable FET.
Another aspect of the invention concerns a memory device which uses a trap layer in which charge traps are used to effectuate NDR characteristics for the load and driver elements. The charge traps are distributed in the trap layer so as to cause the memory cell to achieve a soft error rate of approximately 1,000 failures-in-time (FITs)/Mbit or less.
In a preferred embodiment, the memory device is a static random access memory (SRAM) cell, and the load and driver elements are both NDR-capable FETs. The charge traps are distributed in the trap layer so that the NDR-capable FETs switch with a switching speed between 1 picosecond and 10 nanoseconds.
Other particular aspects of the invention pertain to the character of the traps, such as their material properties (preferably a doping impurity such as Boron), their density (preferably about 1 to 5*10
14
traps/cm
2
at a distance of about 0.5 nm from an interface of the trapping layer with a channel of the NDR-capable FET) their energy (preferably about 0.5 eV above a conduction band edge of a channel of the NDR-capable FET), and methods for forming the same within a memory cell.
REFERENCES:
patent: 3588736 (1971-06-01), McGroddy
patent: 3903542 (1975-09-01), Nathanson et al.
patent: 3974486 (1976-08-01), Curtis et al.
patent: 4047974 (1977-09-01), Harari
patent: 4143393 (1979-03-01), DiMaria et al.
patent: 4644386 (1987-02-01), Nishizawa et al.
patent: 4806998 (1989-02-01), Vinter et al.
patent: 4945393 (1990-07-01), Beltram et al.
patent: 5021841 (1991-06-01), Leburton et al.
patent: 5023836 (1991-06-01), Mori
patent: 5032891 (1991-07-01), Takagi et al.
patent: 5084743 (1992-01-01), Mishra et al.
patent: 5093699 (1992-03-01), Weichold et al.
patent: 5130763 (1992-07-01), Delhaye et al.
patent: 5162880 (1992-11-01), Hazama et al.
patent: 5189499 (1993-02-01), Izumi et al.
patent: 5357134 (1994-10-01), Shimoji
patent: 5390145 (1995-02-01), Nakasha et al.
patent: 5442194 (1995-08-01), Moise
patent: 5448513 (1995-09-01), Hu et al.
patent: 5455432 (1995-10-01), Hartsell et al.
patent: 5463234 (1995-10-01), Toriumi et al.
patent: 5477169 (1995-12-01), Shen et al.
patent: 5523603 (1996-06-01), Fishbein et al.
patent: 5543652 (1996-08-01), Ikeda et al.
patent: 5552622 (1996-09-01), Kimura
patent: 5606177 (1997-02-01), Wallace et al.
patent: 5633178 (1997-05-01), Kalnitsky
patent: 5689458 (1997-11-01), Kuriyama
patent: 5698997 (1997-12-01), Williamson, III et al.
patent: 5705827 (1998-01-01), Baba et al.
patent: 5732014 (1998-03-01), Forbes
patent: 5761114 (1998-06-01), Bertin et al.
patent: 5770958 (1998-06-01), Arai et al.
patent: 5773996 (1998-06-01), Takao
patent: 5798965 (1998-08-01), Jun
patent: 5804475 (1998-09-01), Meyer et al.
patent: 5843812 (1998-12-01), Hwang
patent: 5869845 (1999-02-01), Van der Wagt et al.
patent: 5883549 (1999-03-01), De Los Santos
patent: 5883829 (1999-03-01), Van der Wagt
patent: 5895934 (1999-04-01), Harvey et al.
patent: 5903170 (1999-05-01), Kulkarni et al.
patent: 5907159 (1999-05-01), Roh et al.
patent: 5936265 (1999-08-01), Koga
patent: 5945706 (1999-08-01), Jun
patent: 5953249 (1999-09-01), Van Der Wagt
patent: 5959328 (1999-09-01), Krautschneider et al.
patent: 5962864 (1999-10-01), Leadbeater et al.
patent: 6015739 (2000-01-01), Gardner et al.
patent: 6
Elms Richard
Gross J. Nicholas
Phung Anh
Progressant Technologies, Inc.
LandOfFree
Negative differential resistance (NDR) element and memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Negative differential resistance (NDR) element and memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Negative differential resistance (NDR) element and memory... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3025414