Miscellaneous active electrical nonlinear devices – circuits – and – Specific identifiable device – circuit – or system – Unwanted signal suppression
Reexamination Certificate
2000-07-18
2003-05-06
Le, Dinh T. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Specific identifiable device, circuit, or system
Unwanted signal suppression
C327S552000
Reexamination Certificate
active
06559715
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a low pass filter, and in particular to a low pass filter used to smooth variations in a voltage provided to a voltage regulator.
2. Discussion of the Related Art
Voltage regulators are well known in the art of integrated circuits (ICs). A voltage regulator is a device that takes an input voltage and conditions it to provide a better-controlled output voltage. This conditioning is important, particularly if the input voltage fluctuates. Specifically, a voltage regulator is often used to ensure that a relatively constant regulated voltage is provided to the voltage-sensitive internal circuits of the IC.
Some of these circuits are especially sensitive to variations in the regulated voltage. One such circuit is the delay locked loop (DLL) in the Virtex™ field programmable gate array (FPGA) sold by Xilinx, Inc. DLLs are used in digital systems to minimize clock skew. DLLs typically use delay elements to synchronize the active edges of a reference clock signal in one part of the system with a feedback clock signal from a second part of the system. A detailed description of the Virtex DLL is provided in U.S. patent application Ser. No. 09/102,740, entitled “Delay Lock Loop With Clock Phase Shifter”, filed on Jun. 22, 1998 and incorporated by reference herein.
An abrupt change in the regulated voltage to a DLL would contribute to DLL output jitter, or possibly loss of lock, both of which are highly undesirable. Specifically, any clock skew not corrected by the DLL can cause a digital system to malfunction. Therefore, a need arises for a way to minimize abrupt changes in the regulated voltage provided by the voltage regulator.
SUMMARY OF THE INVENTION
In accordance with one embodiment of the present invention, a low pass filter (LPF) is provided between a reference voltage circuit and the voltage regulator. The LPF smoothes and significantly slows any change in the reference voltage, which in turn eliminates any abrupt change in the regulated voltage. Thus, the present invention advantageously minimizes the possibility of a malfunction in a digital system due to a variation in the regulated voltage.
The LPF of the present invention includes a circuit having both a resistance and a capacitance. In one embodiment, the resistance (R) of the LPF is provided by a plurality of series-connected PMOS transistors. In another embodiment, a single PMOS transistor is used. In either embodiment, the gate of each PMOS transistor is coupled to ground and therefore each PMOS transistor is conducting. In this configuration and with appropriate sizing, the PMOS transistor(s) will form a large resistor. The capacitance (C) of the LPF is provided by an NMOS transistor having its source and drain tied to ground. In this configuration, the NMOS transistor forms a capacitor. The NMOS transistor is coupled to the PMOS transistor(s) to form the RC circuit which implements the LPF.
Of importance, each PMOS transistor in the LPF of the present invention is fabricated in a floating well. Therefore, the LPF of the present invention eliminates any capacitive coupling between a voltage supply and the well. In this manner, any variation in the supply voltage fails to affect adversely the output voltage of the LPF. Thus, the LPF of the present invention can advantageously smooth and significantly slow any change in the reference voltage. The voltage regulator, which receives the filtered reference voltage, in turn provides a significantly more constant regulated voltage to the internal circuits of the IC.
In one embodiment of the present invention, the source and drain terminals of a bypass transistor are coupled to either side of the series-connected PMOS transistors. During power-up, this bypass transistor is turned on, thereby allowing the voltage regulator to see immediately the reference voltage. After power-up is completed, the bypass transistor is turned off, thereby ensuring that the LPF filters the reference voltage.
REFERENCES:
patent: 4774421 (1988-09-01), Hartmann et al.
patent: 5999039 (1999-12-01), Holst et al.
patent: 6018265 (2000-01-01), Keshtbod
patent: 6037808 (2000-03-01), Houston et al.
patent: 6078197 (2000-06-01), Kawano
patent: 6111606 (2000-08-01), Ikeda
Raul R. Gray and Robert G. Meyer, “Analysis and Design of Analog Integrated Circuits, Second Edition” published by John Wiley & Sons, 1984, pp. 736-737.
Paul Horowitz and Winfield Hill, “The Art of Electronics, Second Edition” published by Cambridge University Press, 1989, pp. 307-312.
Bergendahl Jason R.
Frake Scott O.
Brown Scott R.
Harms Jeanette S.
Le Dinh T.
Xilinx , Inc.
Young Edel M.
LandOfFree
Low pass filter does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low pass filter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low pass filter will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3023139