Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated... – Passive components in ics
Reexamination Certificate
2002-05-09
2003-05-13
Flynn, Nathan J. (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Integrated circuit structure with electrically isolated...
Passive components in ics
C257S173000, C257S209000, C257S665000, C438S467000, C438S600000, C438S601000, C102S202400, C361S275100
Reexamination Certificate
active
06563188
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a semiconductor device and a process for the same, in particular, to a semiconductor device and a process for the same wherein the passivation film is multilayered and wherein at least a portion of the passivation film extends over a fuse.
2. Description of the Background Art
A DRAM (dynamic random access memory) is known as a conventional example of a semiconductor device. A process for metal wires and a fuse structure in such a DRAM is described in reference to
FIGS. 7
to
9
.
As shown in
FIG. 7
, a metal film is deposited above a semiconductor substrate with an interlayer insulating film intervened and this metal film is patterned. Thereby, a first metal wires
1
are formed in a memory cell array portion and a fuse
11
is formed in a fuse portion.
After that, an insulating film is deposited so as to cover first metal wires
1
and fuse
11
. At this time, the insulating film is deposited so as to fill in the spaces between first metal wires
1
, or between first metal wires
1
and fuse
11
.
After the deposition of the above insulating film, this insulating film is flattening by means of CMP (chemical mechanical polishing) and another insulating film is deposited. At this time, the thickness of the insulating film is made to be great so as to reduce the difference in level due to first metal wires
1
.
An insulating film
2
shown in
FIG. 7
is formed through such a flattening process. Therefore, the thickness of insulating film
2
is great. This insulating film
2
is blown up when the fuse blows.
Insulating film
2
is selectively etched by using a photoresist mask and contact holes are created above first metal wires
1
so that a conductive layer is filled into the contact holes.
Next, a metal film is deposited on insulating film
2
and dry etching is carried out by using a photoresist mask so as to pattern this metal film. Thereby, a second metal wires
3
are formed in the memory cell array portion. At this time, no metal film remains above fuse
11
.
Next, a passivation film
4
is deposited so as to cover second metal wires
3
and insulating film
2
in the fuse portion. After that, as shown in
FIG. 8
, a polyimide film
5
is applied to passivation film
4
in order to protect the semiconductor device and this polyimide film
5
is patterned so as to create an opening
5
a
above the fuse portion.
Next, as shown in
FIG. 9
, passivation film
4
above fuse
11
is removed through dry etching. Here, since insulating film
2
above fuse
11
is thick as described above, it is necessary to reduce the thickness of insulating film
2
above fuse
11
. Concretely, dry etching is carried out again so as to etch off approximately 100 nm to 300 nm of insulating film
2
above fuse
11
.
When insulating film
2
above fuse
11
is formed as described above, not only the thickness of insulating film
2
above fuse
11
becomes great due to the carrying out of the flattening process but, also, the uniformity of the thickness of this insulating film
2
is lowered. In addition to that, etching becomes necessary in order to reduce the thickness of insulating film
2
as described above and, therefore, the dispersion of the thickness of insulating film
2
above fuse
11
becomes greater. Accordingly, it becomes difficult to blow the fuse in a stable manner.
SUMMARY OF THE INVENTION
The present invention is provided to solve the above described problem. A purpose of the present invention is to blow a fuse in a stable manner.
According to one aspect of the present invention, a semiconductor device is provided with a first metal wire formed above a semiconductor substrate with a first insulating film intervened, a fuse formed on the first insulating film so as to be spaced at a distance away from the first metal wire, a second insulating film which covers the first metal wire and which has a first opening above the fuse, a second metal wire formed on the second insulating film, a first passivation film that covers the second metal wire and the fuse and a second passivation film formed on the first passivation film, made of a material different from that of the first passivation film and having a second opening above the fuse.
The above described flattening process is applied to the second insulating film formed between the first and the second metal wires so that the thickness of the second insulating film becomes great and the dispersion of the thickness is great. Therefore, by providing the first opening in the second insulating film as described above, the second insulating film above the fuse can be removed. On the other hand, the flattening process as described above is not carried out on the first passivation film, so that the first passivation film can be formed of only the deposition of an insulating film. Since this first passivation film extends over the fuse, the thickness of the insulating film located above the fuse can be made smaller and more uniform than that according to the prior art. In addition, since passivation films of different materials are layered, the film of which the thermal stress is smaller can be arranged as the lower layer. Thereby, the stress applied to the metal wires and the fuse due to the passivation films can be released.
The above semiconductor device may be provided with a memory cell array portion in which memory cells are formed and a fuse portion in which a fuse is formed. In this case, the first and the second metal wires are formed in the memory cell array portion. The present invention is useful for such a semiconductor memory device.
The above first passivation film includes an oxide film of which the thickness is no less than 150 nm and no more than 300 nm while the second passivation film includes a nitride film of which the thickness is no less than 500 nm and no more than 800 nm.
By utilizing an oxide film of the above described thickness as a first passivation film in the lower layer, the stress received by a metal wire, or the like, due to the heat can be effectively relieved so that defects or positional shift of the metal wire, or the like, can be prevented. Here, the oxide film is effective for stress relief in the case that the thickness of the oxide film is 100 nm, or more. In addition, by utilizing a nitride film of the above described thickness as a second passivation film in the upper layer, a sufficient withstanding property against moisture can be secured.
The above described semiconductor device is preferably provided with a protective film which covers the fuse and the first metal wire. In this case, the first passivation film is formed so as to cover this protective film.
By forming a protective film in such a manner, the protective film can be used as an etching stopper at the time when an opening is created in the second insulating film located above the fuse.
The above second insulating film includes an oxide film while the protective film includes a nitride film of which the thickness is no less than 150 nm and no more than 300 nm.
In the case that the second insulating film is formed of an oxide film, by using the nitride film of the above described film thickness as a protective film, the protective film can be made to effectively function as an etching stopper.
The first passivation film extends within the first opening and has a recess above the fuse. In this case, a sidewall insulating film is formed on the sidewalls of the recess.
By forming the sidewall insulating film on the sidewalls of the recess in the first passivation film above the fuse in such a manner, insulating film above the fuse, or around the fuse, can be prevented from rupturing or blowing up in an excessive manner at the time of the blowing of the fuse.
According to another aspect of the present invention, a semiconductor device is provided with a first metal wire formed above a semiconductor substrate with a first insulating film intervened, a metal pad layer formed on the first insulating film so as to be spaced at a distance away from the
Flynn Nathan J.
McDermott & Will & Emery
Wilson Scott R.
LandOfFree
Semiconductor device having multilayer passivation layer... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device having multilayer passivation layer..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device having multilayer passivation layer... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3002255