Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
2001-01-24
2002-12-31
Lam, Tuan T. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
C327S153000, C327S158000
Reexamination Certificate
active
06501311
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to electronic circuits and, more particularly, to efficient clock domain partitioning and clock delay matching.
BACKGROUND OF THE INVENTION
There is a perpetual need for increased operating speed in electronics circuits used in electronic equipment. For example, circuit designers are continually developing communication circuits and microprocessors that can send and process data, respectively, at faster and faster rates.
However, tradeoffs typically must be made between the speed at which a circuit operates and the power the circuit consumes. In general, a circuit that operates at a higher speed than a comparable circuit will consume more power than that comparable circuit. In many circumstances, there is a practical limit on the amount of power a given circuit can or should consume. For example, increased power consumption typically results in a higher overall cost for the system. Moreover, certain types of electronic circuits such as integrated circuits can only dissipate a limited amount of power. High power consumption may also have other adverse effects on the operation of a circuit such as reducing the reliability of the circuit and adversely affecting the timing relationships in the circuit.
It has been observed that in some circuits not all of the circuitry has the same speed requirements. That is, some of the circuitry may operate at slower speeds than other circuitry. In this case, multiple supply voltages may be used to reduce the power dissipation of the integrated circuit. Those circuits that are speed sensitive are driven at a higher supply voltage while the less speed critical circuits are driven at a lower supply voltage. As a result, the less speed critical circuit will consume less power.
Typically, signals will be sent between these high-power and low-power circuits. In the case where these signals are referenced to a common system clock signal, the two circuits will be driven by clock signals derived from the common system clock signal. These derived clock signals, in turn, are generated by circuit components that operate at the respective supply voltage. That is, clock signals for the high-power circuits (the high power domain) are generated by circuit components that operate at the high supply voltage. Clock signals for the low-power circuits (the low-power domain) are generated by circuit components that operate at the low supply voltage.
As in virtually all electronic circuits, the circuit components that generate the clock signals induce a delay in signals that pass through them. Moreover, the delay of a given circuit component depends, in general, on the supply voltage. In addition, supply voltages may deviate from their nominal values by certain tolerances, for example, +/−10%. As a result of these delays, the clocks that drive the circuit components that operate at different supply voltages may be delayed in time relative to one another. Moreover, this delay in time may vary over time as the supply voltages deviate within their operating tolerances.
The misalignment of the clock signals in the different domains due to this delay may result in clock uncertainty. This, in turn, may reduce the available cycle time of the circuit because the clock uncertainty has to be compensated by asynchronous delays when a signal is exchanged between the two domains within one clock cycle. As a result, it may be impossible to double latch the signals. In sum, this misalignment of the clock signals may corrupt data being processed by the circuit.
SUMMARY OF THE INVENTION
The invention is directed to systems and methods for providing signals (e.g., clock signals) to circuits driven by different supply voltages. According to the invention, the signals for the circuits driven by the different supply voltages are delayed, as necessary, to reduce the phase difference (i.e., delay) between the signals.
One embodiment of a system constructed according to the invention incorporates a buffer with an adjustable delay to reduce the delay mismatch between clock signals driven by clock trees associated with each supply voltage. A phase detector circuit compares the clock phases for rising and falling edges of the clock signals for each supply voltage. The phase detector circuit controls bias voltages that, in turn, control the delay of the adjustable-delay buffer. Thus, one of the signals is delayed until its delay effectively matches the delay of the other signal.
Another embodiment of a system constructed according to the invention incorporates a selector circuit that selectively routes the clock signals for the different supply voltages through an appropriate number of circuit elements to adjust the delay of those clock signals. In this embodiment, the selector circuit is controlled by a phase detector that compares the edges of the clock signals for the different supply voltages.
Significantly, the circuits in these embodiments may directly compare signals that have different signal levels (e.g., voltage level and voltage swing). Thus, the teachings of the invention may be incorporated to provide very effective circuits for compensating for delay mismatches between different signals.
REFERENCES:
patent: 4496861 (1985-01-01), Bazes
patent: 4922141 (1990-05-01), Lofgren et al.
patent: 5118975 (1992-06-01), Hillis et al.
patent: 5900752 (1999-05-01), Mar
patent: 6072347 (2000-06-01), Sim
patent: 6184733 (2001-02-01), Wang et al.
Broadcom Corporation
Lam Tuan T.
McAndrews Held & Malloy Ltd.
LandOfFree
System and method for compensating for supply voltage... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for compensating for supply voltage..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for compensating for supply voltage... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2989470