FPGA input output buffer with registered tristate enable

Details FPGA input output buffer with registered tristate enable FPGA input output buffer with registered tristate enable

1999-06-08

2002-10-01

Pan, Daniel H. (Department: 2183)

Electrical computers and digital processing systems: processing

Processing architecture

Microprocessor or multichip or multimodule processor having...

C712S037000, C712S014000, C712S027000, C712S025000, C710S055000, C710S052000, C710S061000, C714S725000, C714S724000

Reexamination Certificate

active

06460131

ABSTRACT:

FIELD OF THE INVENTION
The invention relates to field programmable integrated circuit logic devices or arrays (PLAs), such as those devices known as field programmable gate arrays (FPGAs) or erasable programmable logic devices (EPLDs).
BACKGROUND OF THE INVENTION
Programmable logic devices such as PLAs, PALs, ASICs, FPGAs and EPLDs are well known in the field. Such devices are described in such prior publications as Birkner, U.S. Pat. No. 4,124,899; Freeman, U.S. Pat. No. 4,870,302; Carter, U.S. Pat. No. 4,706,216; Elgamal et al., U.S. Pat. No. 4,758,745; and Kaplinsky, U.S. Pat. 4,847,612. All these patents are incorporated herein by reference. These devices all have hardware which can be programmably connected together to perform a logic function selected by a user. Once these devices have been programmed by the user, certain external pins serve as input pins, others pins serve as output pins and in some cases some serve as input/output pins. The device provides signals on the output pins in response to signals and combinations of signals placed on input pins as determined by the function which has been programmed into the device by the user.
Users employ these programmable devices to solve a wide variety of problems, and manufacturers have responded by offering a wide variety of device sizes and speeds as well as device designs. Some devices are optimized for speed, some for flexibility, some for complexity, and some for low cost. Typically higher speed, higher flexibility, and larger size are each associated with higher cost. With existing devices, high speed is typically provided and must be paid for whether the user needs it or not. Some users want a large number of signal pins but can tolerate low speed output buffers. No device with these characteristics has been available.
SUMMARY OF THE INVENTION
In accordance with the present invention, an input/output buffer is provided, particularly useful with a microprocessor controlled device which appears to a user to be a programmable logic device. Signals are taken from and placed on external pins in the same manner as would be done with a prior art programmable logic device. The microprocessor is programmable to read input signals from input pins, perform calculations related to the desired logic, and place signals on output pins. Thus the function of the microprocessor controlled device as it appears from observing signals on external pins is the same as that of a prior art FPGA or other logic device.
In accordance with a second aspect of the present invention, an FPGA input/output buffer including a tristate enable register is provided. This register controls the conductivity of the tristate buffer. By placing an address on address lines controlling the register clocks, any selected one of the input/output buffers can be accessed. In one embodiment, separate addresses are provided for loading a tristate control value into the register. In some embodiments, a plurality of pads attached to external pins are driven by tristate buffers, some of which may have registers controlling both the conductivity state of the tristate buffers and providing data to the tristate buffers, and other pins have registers controlling the conductivity state of the tristate buffers but receive asynchronous signals on the data terminals of the tristate buffers.


REFERENCES:
patent: 3970999 (1976-07-01), Elward
patent: 4124899 (1978-11-01), Birkner et al.
patent: 4706216 (1987-11-01), Carter
patent: 4758745 (1988-07-01), Elgamal et al.
patent: 4847612 (1989-07-01), Kaplinsky
patent: 4870302 (1989-09-01), Freeman
patent: 5361373 (1994-11-01), Gilson
patent: 5396126 (1995-03-01), Britton et al.
patent: 5490074 (1996-02-01), Agrawal et al.
patent: 5524243 (1996-06-01), Gheorghiu
Kuck, David J., “The Structures of Computers and Computations,” 1978, John Wiley & Sons, pp 279-357.
Monaghan et al., “Reconfigurable Special Purpose Hardware for Scientific Computation and Simulation,” Sep. 1992, computing and Control Engineering Journal, pp. 225-234.
Sawyer, et al., “Xilinx—The Third Generation,” Mar. 1991, IEE Colloquim on User-Configurable Logic, Technology and Applications, pp. 1/1-7.

Affiliated with

Also associated with

Rating

FPGA input output buffer with registered tristate enable does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with FPGA input output buffer with registered tristate enable, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and FPGA input output buffer with registered tristate enable will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2973015