Electricity: electrical systems and devices – Housing or mounting assemblies with diverse electrical... – For electronic systems and devices
Reexamination Certificate
2001-04-30
2002-12-10
Martin, David (Department: 2841)
Electricity: electrical systems and devices
Housing or mounting assemblies with diverse electrical...
For electronic systems and devices
C361S743000, C361S774000, C361S760000, C361S764000, C361S790000, C361S767000, C361S803000
Reexamination Certificate
active
06493238
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates generally to the mounting and connecting of devices and, more particularly, to the mounting and connecting of microelectronic units, such as semiconductor chips, on printed wiring boards.
2. Description of the Prior Art
Early methods of mounting and connecting semiconductor chips to printed wire boards frequently resulted in unreliable connections. Specifically, the early methods provided an electrical connection between a semiconductor chip and a printed wire board that consisted of a solder joint. Although suitable for normal environments, such as desk top use, this type of connection proved unreliable in external environments that subjected the board and chip to vibrations and temperature variations. The vibrations frequently caused fatigue failures in the solder joints. Temperature variations caused connection failures due to the difference in the thermal coefficients of expansion (“TCE”) for the semiconductor chips and the printed wiring board (“PWB”). A material's TCE is the rate at which the material expands or contracts in relation to its temperature. Printed wiring boards, for example, frequently have a TCE that is about three times greater than the TCE for semiconductor chips. This difference in the TCE between the semiconductor chip and PWB frequently caused solder joint strain on early chip mounted boards often interrupting the electrical connections between the chip and the printed wiring board.
To solve this problem, manufacturers developed improved methods of connecting semiconductor chips to printed wiring boards. For example, manufacturers developed peripheral grid array (“PGA”) chips configured to have leads arranged about the chip's periphery. The PGA chip design initially incorporated S-shape leads to compensate for the differing TCE between the PGA chip and the PWB. See U.S. Pat. Nos. 4,827,611; 5,294,039; and 5,317,479.
However, the drive to miniaturize semiconductor chip and PWB assemblies soon led to the development of C-shaped leads, as the S-shaped lead left too much space between the surface of the PWB and the semiconductor chip. The C-shaped lead reduced the spacing between the surface of the chip and the PWB and thus provided a chip with a lower profile, when mounted, than a chip equipped with S-shaped leads. Reducing the lead length also enhanced performance by correspondingly reducing lead inductance. When used in external environments that subjected the mounted assembly to vibration and wide temperature variations, the C-shape retained the lead's ability to compensate for the differing TCE of the chip and printed wiring board.
Prior to the advent of area grid array (“AGA”) semiconductor chips, the C-shaped lead and the S-shaped lead proved adequate in dealing with the problem of differing TCE between semiconductor chips and printed wiring boards. With AGA chips, however, the conductive connecting surface pads of the chip are arranged in a matrix. Each connecting surface pad in the matrix is electrically coupled to a similar conductive pad located within a reciprocal corresponding matrix on the PWB. The AGA chip is connected typically to the PWB via solder joints, each of which is individually formed into a spherical shape. AGA chips employing the typical solder ball joints are sometimes referred to as ball grid arrays (“CBGA”).
FIGS. 1 and 2
illustrate a prior art BGA.
FIG. 1
illustrates an AGA chip
50
connected to a printed wiring board
70
using solder balls
90
and solder joints
55
and
77
. Solder balls
90
are typically made from conventional solder such as Sn63:Pb37, i.e., 63 weight percent tin and 37 weight percent lead, or Sn10:Pb90, i.e., 10 weight percent tin and 90 weight percent, or an equivalent alloy. Typically, plastic BGA (“PBGA”) packages use the more common Sn63:Pb37 solder balls and ceramic BGA (“CBGA”) packages use Sn10:Pb90 solder balls. However, like the original semiconductor solder joints, solder ball joints are not very reliable when AGA chip
50
and PWB
70
are subjected to temperature variations and/or mechanical vibration.
Moreover, once AGA chip
50
is mounted on PWB
70
, accessing a connection point between a single conductive pad on AGA chip
50
and a reciprocal conductive pad on PWB
70
is difficult. When a solder ball joint fails, the entire AGA chip
50
must be removed from PWB
70
in order to effect repairs. While BGA packages have provided space reduction between the chip and PWB, the reliability problems associated with solder joints between semiconductor chips and printed wiring boards have continued.
One attempted solution includes the use of solder columns instead of solder balls. The solder columns are typically made of Sn10:Pb90 solder alloy. Although solder columns enhance compliancy, the columns bend easily and often experience problems as a result of handling during production. Solder columns also fail to provide improved strength or reliability over solder balls. In addition, the high lead content of this solder alloy is highly undesirable due to environmental concerns over the introduction of additional lead into the environment.
Attempts have been made to use a conductive lead to connect an AGA chip to a PWB. For example, U.S. Pat. No. 5,455,390 discloses a method for placing a plurality of conductive connecting leads between the conductive surface pads of the AGA chip and the connecting surface pads of the PWB. However, this method still results in connection failures due to the less reliable type of material, e.g., gold, used to make the conductive connecting leads.
U.S. Pat. No. 6,000,126 issued to the present inventor discloses an improved method of interconnecting an AGA chip to a PWB. This method includes orienting a first side of a matrix of a plurality of conductive leads, secured relative to one another in parallel by an insulating carrier, so that the first ends of the matrix are aligned with a reciprocating matrix of conductive surface pads on an AGA chip. The leads are electrically connected to the connecting surfaces of the AGA chip. The second side of the matrix of leads is oriented so that the second ends are aligned with a reciprocating matrix of connecting surface pads on a PWB. The leads of the second side of the lead matrix are electrically connected to the connecting surface pads of the PWB thereby establishing an electrical connection between the AGA chip and the PWB.
While the method described in U.S. Pat. No. 6,000,126 offers substantial advantages over the prior art, implementation remains relatively expensive due to manufacturing issues and the availability of materials. Also, minimum lead length required for automatic insertion into an insulating carrier may be too long to accommodate some high density, high performance electronic requirements. In addition, most copper alloys used for drawing the leads for the automatic insertion process have relatively low thermal conductivity and thus exacerbate thermal management problems associated with high power components.
Thus, it would be desirable to have an inexpensive means to interconnect an AGA chip with a PWB that maintains high operational reliability across a vast range of operating temperatures and mechanical stresses.
BRIEF SUMMARY OF THE INVENTION
The present invention comprises a method of utilizing inexpensively manufactured, electrically conductive and mechanically compliant disks to interconnect an area grid array chip to a printed wiring board. An automated punch press can be used to stamp disks from a thin sheet of conductive material. The conductivity of the material should be at least 270 kilo mho-cm. To increase solderability and protect the disk surface from oxidation, the disks can be plated with tin or an equivalent material. Conductive pads are located on the surface of an AGA chip in a specific orientation. Each disk is positioned tangent to a corresponding conductive pad. The preferred method of connecting the conductive disks to an AGA chip includes aligning a plurality of conductive disk
General Dynamics Information Systems, Inc.
Jenner & Block LLC
Martin David
Tran Thanh Yen
LandOfFree
Method and apparatus to compliantly interconnect area grid... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus to compliantly interconnect area grid..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus to compliantly interconnect area grid... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2970821