Patent
1994-04-26
1995-06-27
Bowler, Alyssa H.
395375, G06F 930
Patent
active
054288118
ABSTRACT:
An interface protocol between a microprocessor register file (6) and a plurality of first functional units capable of independently executing first microinstructions that take a plurality of clock cycles to complete execution. A plurality of second functional units capable of independently executing second microinstructions that take a single clock cycle to complete execution. The first and second microinstructions are issued by an instruction decoder. A microintruction bus (112) is connected to the instruction decoder, the register file, and to each of the first and second functional units. A REG interface and a destination bus (110) are also connected to the register file (6). A Scbok line (102) is connected between the instruction unit, the register file and to each one of the first and second functional units. The instruction decoder includes means for asserting the Scbok line to signal that a current microinstruction on the microintruction bus (112) is valid. Means in the register file disassert the Scbok signal upon the condition that any one register in the register file needed by the instruction on the microinstruction bus is busy. An EU write line (102) connected from one of the single cycle functional units to the multiple cycle functional units is asserted by one of the single cycle functional units upon the condition that the single cycle functional unit requests access to the destination bus. The multiple cycle functional units and single cycle functional units are connected to the REG interface and to the destination bus. Arbitration means (3) in each of the multiple cycle functional units respond to the EU write line and to the Scbok line to prevent access to the destination bus upon the condition that the EU write line and the Scbo k line are asserted.
REFERENCES:
patent: 4891753 (1990-01-01), Budd et al.
patent: 5073855 (1991-12-01), Staplin et al.
patent: 5142631 (1992-08-01), Murray et al.
patent: 5185872 (1993-02-01), Arnold et al.
Hinton, 3/1989, "80960-Next Generation" COMPCON Spring 89, IEEE.
McGeady, 3/90, "The I960CA Super scatar implementation of 80960 Architecture" COMPCON Spring 90, IEE.
Ryan, 6/88, "Intel's 80960: An Architecture Optimized for Embedded Control" IEE.
Andrews; "Intel RISC processors give UME boards a performance boost"; Computer Design; 11/89; pp. 38-39.
McGeady, "A Programmer's View of The 80960 Architecture" 3/89 COMPCON Spring 89, IEEE.
Hinton Glenn J.
Smith Frank S.
Steck Randy
Bowler Alyssa H.
Donaghue L.
Intel Corporation
Lamb Owen L.
LandOfFree
Interface between a register file which arbitrates between a num does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interface between a register file which arbitrates between a num, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interface between a register file which arbitrates between a num will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-295906