Microprocessor system having cache directory and cache memory an

Details Microprocessor system having cache directory and cache memory an Microprocessor system having cache directory and cache memory an

1989-12-04

1990-10-02

Chan, Eddie P.

Boots, shoes, and leggings

3642802, 36424341, 36424292, G06F 9445, G06F 1200

Patent

active

049611364

ABSTRACT:
A microprocessor includes an initializing section for generating a reset signal, in response to an input reset instruction. A controller outputs a bus acquisition request to the microprocessor, in response to the reset signal output from the initializing section. The microprocessor is reset in response to the reset signal output from the initializing section, and generates a bus acquisition acknowledge in accordance with the bus acquisition request output from the controller, thereby releasing a bus and holding an operation state. The controller initializes a cache directory, using the bus which is released in accordance with the bus acquisition acknowledge from the microprocessor.

REFERENCES:
patent: 3710324 (1973-01-01), Cohen et al.
patent: 4195341 (1980-03-01), Joyce et al.
patent: 4493026 (1985-01-01), Olnowich
patent: 4575792 (1986-03-01), Keeley

Affiliated with

Also associated with

Rating

Microprocessor system having cache directory and cache memory an does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Microprocessor system having cache directory and cache memory an, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor system having cache directory and cache memory an will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-295573