Delay locked loop with delay control unit for noise elimination

Details Delay locked loop with delay control unit for noise elimination Delay locked loop with delay control unit for noise elimination

2000-12-22

2002-12-03

Callahan, Timothy P. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C327S151000

Reexamination Certificate

active

06489822

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates to a semiconductor memory device; and, more particularly, of a delay locked loop having the ability to drastically eliminate noise.
DESCRIPTION OF THE PRIOR ART
In general, a delay locked loop (DLL) circuit reduces a skew between a clock signal and data or between an external clock and an internal clock, which is used in synchronizing an internal clock of a synchronous memory to an external clock without incurring any error. Specifically, a timing delay is incurred when an external clock is used internally to a system, and the delay locked loop controls the timing delay to synchronize the internal clock to the external clock.
FIG. 1
is a schematic block diagram of a conventional delay locked loop.
A clock signal Clock_
1
is input to a controllable delay modification unit
100
which delays the input signal by a certain time period and produces a time-delayed signal Delayed_clock to a comparator
110
. The comparator
110
compares the time-delayed signal Delayed clock and a reference signal Clock_reference, and determines if the time delay should be increased (added) or decreased (subtracted), to produce one of an addition signal Add_delay or a subtraction signal Subtract_delay. The addition signal Add_delay or the subtraction signal Subtract-delay output from the comparator
110
is fed back to the controllable delay modification unit
100
. Based on the addition signal or the subtraction signal, the controllable delay modification unit
100
modifies the time delay until the reference signal Clock_reference and the time-delayed signal Delayed_clock are synchronous in phase.
As mentioned above, the prior art is designed so that the comparator
110
determines if the time delay fed thereto from the controllable delay modification unit
100
should be increased or decreased and returns the result to the controllable delay modification unit
100
to thereby allow the time delay to be adjusted.
However, the prior art has a drawback that it is very sensitive to a power supply noise, random noise, radiation noise or other irregular noise. That is, the erroneous determination of the comparator
110
due to such noises causes an output signal to be fed back to the controllable delay modification unit
100
to be erroneous. As a result, the controllable delay modification unit
100
controls the time delay based on the erroneous signal, resulting in an unintended problem.
SUMMARY OF THE INVENTION
It is, therefore, a primary object of the present invention to provide a delay locked loop having the ability to reduce or eliminate a power supply noise, a random noise or other irregular noise.
In accordance with a preferred embodiment of the present invention, there is provided a delay locked loop for use on a semiconductor memory device, which comprises: a controllable delay modification unit for delaying a clock signal fed thereto to produce a time-delayed signal; a comparator for comparing the time-delayed signal from the modification unit and a reference signal, and determining an addition or subtraction of the time delay according to the compared result to produce a corresponding output signal; and a delay control unit for counting occurrences of the corresponding output signal and producing a signal for controlling the addition or the subtraction of the time delay to the controllable delay modification unit, if the counted value is larger than a predetermined value.


REFERENCES:
patent: 6002281 (1999-12-01), Jones et al.
patent: 6137327 (2000-10-01), Schnell
patent: 6137328 (2000-10-01), Sung
patent: 6194916 (2001-02-01), Nishimura et al.
patent: 6212126 (2001-04-01), Sakamoto

Affiliated with

Also associated with

Rating

Delay locked loop with delay control unit for noise elimination does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Delay locked loop with delay control unit for noise elimination, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay locked loop with delay control unit for noise elimination will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2945313