Timing analyzer for embedded testing

Details Timing analyzer for embedded testing Timing analyzer for embedded testing

1993-10-18

1995-06-27

Ramirez, Ellis B.

Excavating

371 23, 371 221, 371 223, 324 731, 3241581, 364578, 364488, 364489, G01R 3128, G06F 1100

Patent

active

054286263

ABSTRACT:
A timing analyzer for embedded testing of printed circuit boards, integrated circuits or multi-chip modules is in the form of an integrated circuit that may be included as part of the printed circuit board, integrated circuit or multi-chip module being tested. Each channel of a data path to be tested has a timing analyzer circuit that may be coupled into the path when enabled for testing. The timing analyzer circuit has instruction memories that are loaded with time event commands via a suitable program bus, such as a boundary scan interface. Each event command has a clock portion, an interpolation portion and a drive output portion. A counter counts down the clock portion using a system clock from the board/circuit/module to produce a terminate pulse. The terminate pulse is delayed by an increment less than one period of the system clock by a delay interpolator, the amount of delay being determined by the interpolation portion, to generate a trigger signal. The trigger signal clocks a capture register to acquire the logic level at a selected one of the pins, and optionally causes a selected output to be driven according to the drive output portion. A shared delay calibration circuit uses a charge-pumped phase locked loop to generate a precision supply voltage for the delay elements in the delay interpolator, the delay for each delay element being a function of the applied supply voltage.

REFERENCES:
patent: 4578600 (1986-03-01), Magee
patent: 4744084 (1988-05-01), Beck et al.
patent: 4807147 (1989-02-01), Halbert et al.
patent: 4833350 (1989-05-01), Frisch
patent: 4876519 (1989-10-01), Davis et al.
patent: 4998071 (1991-03-01), Strid et al.
patent: 5013944 (1991-05-01), Fischer et al.
patent: 5091872 (1992-02-01), Agrawal
patent: 5111136 (1992-05-01), Kawashima
patent: 5150044 (1992-09-01), Hashizume et al.
patent: 5231314 (1993-07-01), Andrews
patent: 5239274 (1993-08-01), Chi
patent: 5239455 (1993-08-01), Fobbester
patent: 5248937 (1993-09-01), Holzle
patent: 5254942 (1993-10-01), D'Souza et al.
patent: 5282146 (1994-01-01), Aihara et al.
patent: 5285152 (1994-02-01), Hunter
Proceedings Letters of IEEE, Apr. 1971 entitled "A Digital Phase and Frequency-Sensitive Detector" by J. I. Brown.
IEEE Transactions on Communications, vol. COM-28 No. 11, Nov. 1980 entitled "Charge-Pump Phase-Lock Loops" by Floyd M. Gardner.
"IEEE Standard Test Access Port & Boundary-Scan Architecture" published by the Institute of Electrical and Electronics Engineers, Inc., May 21, 1990.
"JTAG Boundary-Scan Test--Adding testability also aids debugging" by Richard A. Quinnell from Technology Update, EDN Aug. 2, 1990.
"Bt612--200 MHz ATE Channel Controller" from On The Fly, Brooktree Corporation's Newsletter for the ATE Designer, Spring 1992.
"A PLL Clock Generator with 5 to 110 MHz of Lock Range for Microprocessor" by Ian A. Young, Jeffrey K. Greason & Keng L. Wong from IEEE Journal of Solid-State Circuits, vol. 27 No. 11, Nov. 1992.
"SCAN 18245T Serially Controlled Access Network Non-Inverting Transceiver with TRI-STATE Outputs" from National Semiconductor 18245T.
"20-Bit Transceiver (3-State, Non-Inverting)" from Motorola Semiconductor Technical Data, 1993 Rev 2.

Affiliated with

Also associated with

Rating

Timing analyzer for embedded testing does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Timing analyzer for embedded testing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Timing analyzer for embedded testing will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-292744