Static information storage and retrieval – Plural shift register memory devices
Reexamination Certificate
2001-06-20
2002-10-29
Hoang, Huan (Department: 2818)
Static information storage and retrieval
Plural shift register memory devices
C365S227000, C365S229000, C365S240000
Reexamination Certificate
active
06473326
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates to an architecture for registers or memory that contributes to reduced power consumption of integrated circuits. More particularly, the register architecture permits for disabling of selective portions of a register in the presence of narrow width data.
Issues of power consumption have become increasingly important for the design of integrated circuits. The power consumption of integrated circuits, particularly that of processors, has increased over the years with the historical increase clock speeds. Modern processors now consume so much power that the heat generated by the processors has become destructive. The increase in power consumption also contributes to reduced battery life in mobile computing applications.
Power management techniques are commonplace in the modern computer. Users of domestic personal computers recognize that computer monitors, disk drives and the like are disabled when not in use. However, such techniques are not able to keep pace with the ever increasing power demands made by newer generations of integrated circuits. Accordingly, there remains a need in the art for an integrated circuit architecture that contributes to reduced power consumption of the integrated circuit.
SUMMARY OF THE INVENTION
Embodiments of the present invention provide a register having a plurality of payload portions, some of them being selectively disabled.
REFERENCES:
patent: 3753234 (1973-08-01), Gilbert et al.
patent: 4293907 (1981-10-01), Huang et al.
patent: 5475649 (1995-12-01), Balistreri et al.
patent: 5568416 (1996-10-01), Kawana et al.
patent: 5752183 (1998-05-01), Mueller et al.
patent: 5802583 (1998-09-01), Yeager et al.
patent: 5917771 (1999-06-01), Hill
patent: 6021129 (2000-02-01), Martin et al.
patent: 6167484 (2000-12-01), Boyer et al.
patent: 6173379 (2001-01-01), Poplingher et al.
patent: 6215694 (2001-04-01), Li et al.
patent: 6219456 (2001-04-01), Kasamizugami
patent: 6298002 (2001-10-01), Brooks et al.
Brooks et al, “Dynamically Exploiting Narrow Width Operands to Improve Processor Power and Performance”, Proceedings, Fifth International Symposium on High-Performance Computer Architecture, Jan. 9-13, 1999, Orlando, Florida, IEEE Computer Society, Los Alamitos, California.
Brooks David M.
Tiwari Vivek
Auduong Gene N.
Hoang Huan
Intel Corporation
LandOfFree
Memory structures having selectively disabled portions for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory structures having selectively disabled portions for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory structures having selectively disabled portions for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2925659